











SCPS221D - OCTOBER 2010-REVISED JULY 2018

**TCA9406** 

# TCA9406 2-Bit Bidirectional 1-MHz, I<sup>2</sup>C Bus and SMBus Voltage-Level Translator With 8-kV HBM ESD

### **Features**

- 2-Bit Bidirectional Translator for SDA and SCL Lines in I<sup>2</sup>C Applications
- Provides Bidirectional Voltage Translation With No Direction Pin
- High-Impedance Output SCL A, SDA A, SCL B, SDA\_B Pins When OE = Low or  $V_{CC} = 0 \text{ V}$
- Internal 10-kΩ Pullup Resistor on All SDA and SCL Pins
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port  $(V_{CCA} \leq V_{CCB})$
- V<sub>CC</sub> Isolation Feature: If Either V<sub>CC</sub> Input Is at GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required: Either V<sub>CCA</sub> or V<sub>CCB</sub> Can Be Ramped First
- Low  $I_{off}$  of 2  $\mu A$  When Either  $V_{CCA}$  or  $V_{CCB}$  = 0 V
- OE Input Can Be Tied Directly to V<sub>CCA</sub> Or Controlled By GPIO
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - A Port
    - 2500-V Human-Body Model (A114-B)
    - 250-V Machine Model (A115-A)
    - 1500-V Charged-Device Model (C101)
  - B Port
    - 8-kV Human-Body Model (A114-B)
    - 250-V Machine Model (A115-A)
    - 1500-V Charged-Device Model (C101)

## 2 Applications

- I<sup>2</sup>C/SMBus
- **UART**
- **GPIO**

## 3 Description

The TCA9406 is a 2-bit bidirectional I<sup>2</sup>C and SMBus voltage-level translator with an output enable (OE) input. It is operational from 1.65 V to 3.6 V on the Aside, referenced to  $V_{\text{CCA}}$ , and from 2.3 V to 5.5 V on the B-side, referenced to V<sub>CCB</sub>. This allows the device to interface between lower and higher logic signal levels at any of the typical 1.8-V, 2.5-V, 3.3-V, and 5-V supply rails.

The OE input pin is referenced to V<sub>CCA</sub>, can be tied directly to V<sub>CCA</sub>, but it is also 5.5-V tolerant. The OE pin can also be controlled and set to a logic low to place all the SCL and SDA pins in a high-impedance state, which significantly reduces the quiescent current consumption.

Under normal I<sup>2</sup>C and SMBus operation or other open-drain configurations, the TCA9406 can support up to 2 Mbps; therefore, it is compatible with standard I<sup>2</sup>C speeds where the frequency of SCL is 100 kHz (Standard-mode), 400 kHz (Fast-mode), or 1 MHz (Fast-mode Plus). The device can also be used as a general purpose level translator, and when the A- and B-side ports are both driven with push-pull devices the TCA9406 can support up to 24 Mbps.


The TCA9406 features internal 10-k $\Omega$  pullup resistors on SCL\_A, SDA\_A, SCL\_B, and SDA\_B. Additional external pullup resistors can be added to the bus to reduce the total pullup resistance and speed up rising edges.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SM8 (8)	2.95 mm × 2.80 mm
TCA9406	US8 (8)	2.30 mm × 2.00 mm
	DSBGA (8)	1.90 mm × 0.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Typical Application Block Diagram for TCA9406





#### **Table of Contents**

1	Features 1	8	Detailed Description	16
2	Applications 1		8.1 Overview	
3	Description 1		8.2 Functional Block Diagram	16
4	Revision History		8.3 Feature Description	16
5	Pin Configuration and Functions		8.4 Device Functional Modes	18
6	Specifications4	9	Application and Implementation	19
٠	6.1 Absolute Maximum Ratings		9.1 Application Information	19
	6.2 ESD Ratings		9.2 Typical Application	19
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	21
	6.4 Thermal Information	11	Layout	
	6.5 Electrical Characteristics		11.1 Layout Guidelines	
	6.6 Timing Requirements ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ) 7		11.2 Layout Example	
	6.7 Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )	12	Device and Documentation Support	
	6.8 Timing Requirements ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )		12.1 Receiving Notification of Documentation Upda	
	6.9 Switching Characteristics (V <sub>CCA</sub> = 1.8 V ± 0.15 V) 8		12.2 Community Resources	
	6.10 Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ). 10		12.3 Trademarks	
	6.11 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ). 12		12.4 Electrostatic Discharge Caution	22
	6.12 Typical Characteristics		12.5 Glossary	
7	Parameter Measurement Information	13	Mechanical, Packaging, and Orderable Information	

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision C (December 2014) to Revision D	Page
•	Changed $t_{dis}$ no external load MAX values From: 50 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	8
•	Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	8
•	Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	9
•	Changed $t_{dis}$ no external load MAX values From: 50 To: 200 ns in Switching Characteristics ( $V_{CCA} = 2.5 \ V \pm 0.2 \ V$ )	10
•	Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	10
•	Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	11
•	Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	12
•	Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )	12
•	Changed the Parameter Measurement Information section	14

## Changes from Revision B (June 2013) to Revision C

**Page** 


### Changes from Revision A (Febuary 2013) to Revision B


Page

Removed ordering information table, information now located in POA



## 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN			
NAME DCT, DCU		YZP	TYPE	DESCRIPTION
SDA_B	1	A1	I/O	Input/output B. Referenced to V <sub>CCB</sub> .
GND	2	B1	GND Ground	
VCCA	3	C1	Power	A-port supply voltage. 1.65 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub>
SDA_A	4	D1	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
SCL_A	5	D2	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
OE	6	C2	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}$ .
VCCB	7	B2	Power	B-port supply voltage. 2.3 V ≤ V <sub>CCB</sub> ≤ 5.5 V
SCL_B	8	A2	I/O	Input/output B. Referenced to V <sub>CCB</sub> .



## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage range		-0.5	4.6	V
V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
1/	Input voltage range <sup>(2)</sup>	A port	-0.5	4.6	V
VI	input voltage range —	B port	-0.5	6.5	V
.,	Voltage range applied to any output	A port	-0.5	4.6	
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
1/	Voltage range applied to any output in the high or low state (2)(3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	voltage range applied to any output in the high or low state	B port	-0.5	$V_{CCB} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	<u>,                                      </u>		±50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-	A-Port	±2500	٧
.,	Electrostatic	001 <sup>(1)</sup>	B-Port	±8000	٧
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification J	ESD22-C101 <sup>(2)</sup>	±1500	٧
		Machine model (MM), A115-A		±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.



## 6.3 Recommended Operating Conditions

 $V_{\text{CCI}}$  is the supply voltage associated with the input port.  $V_{\text{CCO}}$  is the supply voltage associated with the output port.

001	11.7		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage <sup>(1)</sup>	)			1.65	3.6	V
V <sub>CCB</sub>	Supply voltage				2.3	5.5	V
		A nort I/Os	1.65 V to 1.95 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.2	V <sub>CCI</sub>	
1/	High-level	A-port I/Os	2.3 V to 3.6 V	2.3 V 10 5.5 V	V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	V
V <sub>IH</sub>	input voltage	B-port I/Os	4 CE V to 2 C V	221/40 5 5 1/	V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	V
		OE input	1.65 V to 3.6 V	2.3 V to 5.5 V	$V_{CCA} \times 0.65$	5.5	
		A-port I/Os			0	0.15	
$V_{IL}^{(2)}$	Low-level input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15	V
	put voltage	OE input			0	$V_{CCA} \times 0.35$	
		A-port I/Os, push- pull driving				10	
Δt/Δν	Input transition rise or fall rate	B-port I/Os, push- pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V
		Control input				10	
T <sub>A</sub>	Operating free-a	ir temperature			-40	85	°C

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	YZP	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.6	199.1	105.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	113.3	72.4	1.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.9	77.8	10.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	39.4	6.2	3.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	93.9	77.4	10.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

 <sup>(1)</sup> V<sub>CCA</sub> must be less than or equal to V<sub>CCB</sub> (except during power-on transient time), and V<sub>CCA</sub> must not exceed 3.6 V.
 (2) The maximum V<sub>IL</sub> value is provided to ensure that a valid V<sub>OL</sub> is maintained. The V<sub>OL</sub> value is V<sub>IL</sub> plus the voltage drop across the passgate transistor.



## 6.5 Electrical Characteristics (1)(2)(3)

over recommended operating free-air temperature range (unless otherwise noted)

		TEST	v	.,	T <sub>A</sub> = 25°C	-40°C to 85°	C	
	PARAMETER	CONDITIONS		V <sub>CCA</sub> V <sub>CCB</sub>		TYP MIN		UNIT
V <sub>OHA</sub>		$\begin{split} I_{OH} &= -20~\mu\text{A}, \\ V_{IB} &\geq V_{CCB} - 0.4~\text{V} \end{split}$	1.65 V to 3.6 V	2.3 V to 5.5 V		V <sub>CCA</sub> × 0.67		V
V <sub>OLA</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V
V <sub>OHB</sub>		$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.65 V to 3.6 V	2.3 V to 5.5 V		V <sub>CCB</sub> × 0.67		V
V <sub>OLB</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V
I	OE	$V_I = V_{CCI}$ or GND	1.65 V to 3.6 V	2.3 V to 5.5 V	±1		±2	μΑ
	A port		0 V	0 V to 5.5 V	±1		±2	μΑ
I <sub>off</sub>	B port		0 to 3.6 V	0 V	±1		±2	μА
I <sub>OZ</sub>	A or B port	OE less than V <sub>IL</sub>	1.65 V to 3.6 V	2.3 V to 5.5 V	±1		±2	μА
		$V_1 = V_O = \text{open},$ $I_O = 0$	1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			2.4	
I <sub>CCA</sub>			3.6 V	0 V			2.2	μΑ
		10 = 0	0 V	5.5 V			-1	
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			12	
$I_{CCB}$		$V_1 = V_0 = \text{open},$ $I_0 = 0$	3.6 V	0 V			-1	μΑ
		10 – 3	0 V	5.5 V			1	
I <sub>CCA</sub> + I <sub>0</sub>	ССВ	$V_1 = V_O = \text{open},$ $I_O = 0$	1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			14.4	μА
Cı	OE		3.3 V	3.3 V	2.5		3.5	pF
	A or B port		3.3 V	3.3 V	10			
Cio	A port				5	6		pF
	B port				6	7.5		

Submit Documentation Feedback

Copyright © 2010–2018, Texas Instruments Incorporated

 $<sup>\</sup>begin{array}{lll} \hbox{(1)} & V_{CCI} \ \hbox{is the $V_{CC}$ associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the $V_{CC}$ associated with the output port.} \\ \hbox{(3)} & V_{CCA} \ \hbox{must be less than or equal to $V_{CCB}$, and $V_{CCA}$ must not exceed 3.6 V.} \\ \end{array}$ 



## 6.6 Timing Requirements ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CCB</sub> =	2.5 V ± 0.2 V				'	
	Data sata	Push-pull driving			21	NAI
	Data rate	Open-drain driving			2	Mbps
	Dulas dunation	Push-pull driving	Data insuta	47		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns
V <sub>CC</sub> =	3.3 V ± 0.3 V	·	·			
	Data sata	Push-pull driving			22	Mb
	Data rate	Open-drain driving			2	Mbps
	Pulse duration	Push-pull driving	<b>5</b>	45		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns
V <sub>CC</sub> =	5 V ± 0.5 V				·	
	Data rata	Push-pull driving			24	Mhna
	Data rate  Open-drain driving			2		Mbps
	Dulas dunation	Push-pull driving	Data insute	41		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns

## 6.7 Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V <sub>CCB</sub> =	: 2.5 V ± 0.2 V				"		
	Data rate	Push-pull driving			20	Mhna	
	Dala fale	Open-drain driving			2	Mbps	
	Pulse duration	Push-pull driving	Data innuta	50			
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns	
V <sub>CC</sub> =	3.3 V ± 0.3 V				·		
	Data rata	Push-pull driving			22	Mhna	
	Data rate Open-drain driving				2	Mbps	
	Pulse duration	Push-pull driving	2	45	_		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns	
V <sub>CC</sub> =	5 V ± 0.5 V						
	Data rata	Push-pull driving			24	Mhna	
	Data rate Open-drain driving				2	Mbps	
	Dulas duration	Push-pull driving	Data innute	41			
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns	

## 6.8 Timing Requirements ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CC</sub> = 3	3.3 V ± 0.3 V					
	Data rate	Push-pull driving			23	Mbps
	Data Tate	Open-drain driving			2	IVIDPS
	Pulse duration	Push-pull driving	Data inputs	43		ns
ι <sub>w</sub>	Fuise duration	Open-drain driving	Data Inputs	500	500	
V <sub>CC</sub> = 5	5 V ± 0.5 V			,		
	Data rate	Push-pull driving			24	Mhna
	Data rate	Open-drain driving			2	Mbps
	Pulse duration	Push-pull driving	Data inputs	41		no
t <sub>w</sub>	Fuise duration	Open-drain driving	Data Inputs	500		ns



## 6.9 Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM TO TEST CONDITIONS (INPUT)		TEST CONDITIONS	MIN	MAX	UNIT		
V <sub>CCB</sub> = 2.5 V ± 0.2 V								
t			Push-pull driving		5.3			
t <sub>PHL</sub>	Α	В	Open-drain driving	2.3	8.8	ns		
t <sub>PLH</sub>	,,	J	Push-pull driving		6.8	110		
PLH			Open-drain driving		50			
t <sub>PHL</sub>			Push-pull driving		4.4			
THE	В	А	Open-drain driving	1.9	5.3	ns		
t <sub>PLH</sub>	_		Push-pull driving		5.3			
·FLN			Open-drain driving		5.3			
t <sub>en</sub>	OE	A or B			200	ns		
t <sub>dis</sub>	OE	A or B	with external load		200	ns		
dis	Ű.	7.012	no external load		200	ns		
t_a	A-port ri	ise time	Push-pull driving		9.5	ns		
t <sub>rA</sub>	71 port ii		Open-drain driving	38	165	113		
t n	B-port ri	ise time	Push-pull driving		10.8	ns		
t <sub>rB</sub>	<b>Б-рогг</b> п	ise time	Open-drain driving	34	145	113		
<b>t</b>	A-port f	all time	Push-pull driving		5.9			
t <sub>fA</sub>	А-роп		Open-drain driving		6.9	ne		
	D nort f	all time a	Push-pull driving		13.8	ns		
t <sub>fB</sub>	B-port f	an ume	Open-drain driving		13.8			
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns		
NA			Push-pull driving	21		Mbps		
Max data rate			Open-drain driving	2	2			
V <sub>CCB</sub> = 3.3 V ± 0.3 V								
			Push-pull driving		5.4			
t <sub>PHL</sub>		_	Open-drain driving	2.4	9.6			
	Α	В	Push-pull driving		7.1	ns		
t <sub>PLH</sub>			Open-drain driving		40			
			Push-pull driving		4.5			
t <sub>PHL</sub>	_		Open-drain driving	1.1	4.4			
	В	Α	Push-pull driving		4.5	ns		
t <sub>PLH</sub>			Open-drain driving		4.5			
t <sub>en</sub>	OE	A or B	-		200	ns		
			with external load		200	ns		
t <sub>dis</sub>	OE	A or B	no external load		200	ns		
			Push-pull driving		9.3			
t <sub>rA</sub>	A-port r	ise time	Open-drain driving	30	132	ns		
			Push-pull driving		9.1			
t <sub>rB</sub>	B-port ri	ise time	Open-drain driving	23	106	ns		
			Push-pull driving		6			
t <sub>fA</sub>	A-port f	all time	Open-drain driving		6.4	ns		
			Push-pull driving		16.2			
t <sub>fB</sub>	B-port f	all time	Open-drain driving		16.2	ns		
towo	Channel-to-c	hannel skew	opon drain driving		0.7	ns		
t <sub>SK(O)</sub>	Criamiei-to-c	HIGH SNEW	Push-pull driving	22	0.7	119		
			i asii-paii aiiviiig			Mbps		



## Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)			MIN	MAX	UNIT
V <sub>CCB</sub> = 5 V ± 0.5 V			·			
			Push-pull driving		6.8	
t <sub>PHL</sub>	٨	В	Open-drain driving	2.6	10	
•	А	В	Push-pull driving		7.5	ns
t <sub>PLH</sub>			Open-drain driving		33	
•			Push-pull driving		4.7	
t <sub>PHL</sub>	В	^	Open-drain driving	1.2	4	
	D	А	Push-pull driving		0.5	ns
t <sub>PLH</sub>			Open-drain driving		0.5	
t <sub>en</sub>	OE	A or B			200	ns
	OE	A or B	with external load		200	ns
t <sub>dis</sub>	OE	AOIB	no external load		200	ns
	A most ri	io o timo	Push-pull driving		7.6	
t <sub>rA</sub>	A-port ri	ise time	Open-drain driving	22	95	ns
	Donartis	io o timo	Push-pull driving		7.6	
t <sub>rB</sub>	B-port ri	ise time	Open-drain driving	10	58	ns
	A-port f	iall time	Push-pull driving		13.3	
t <sub>fA</sub>	A-port i	an ume	Open-drain driving			ns
	D nort f	iall time	Push-pull driving		16.2	
t <sub>fB</sub>	B-port f	an ume	Open-drain driving		16.2	ns
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns
May data rate			Push-pull driving	24		Mhna
Max data rate			Open-drain driving		Mbps	



## 6.10 Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CCB</sub> = 2.5 V ± 0.2 V						
•			Push-pull driving		3.2	
t <sub>PHL</sub>	Δ.	В	Open-drain driving	1.7	6.3	
	Α	В	Push-pull driving		3.5	ns
t <sub>PLH</sub>			Open-drain driving		3.5	
			Push-pull driving		3	
t <sub>PHL</sub>	В	٨	Open-drain driving	1.8	4.7	no
	ь	Α	Push-pull driving		2.5	ns
t <sub>PLH</sub>			Open-drain driving		2.5	
en	OE	A or B			200	ns
	OE	A or B	with external load		200	ns
dis	OE	A or B	no external load		200	ns
	A nort ri	an time	Push-pull driving		7.4	
t <sub>rA</sub>	A-port ri		Open-drain driving	34	149	ns
	Donata	an time	Push-pull driving		8.3	
t <sub>rB</sub>	B-port ri	se une	Open-drain driving	35	151	ns
	A 1 (	all time	Push-pull driving		5.7	
fA	A-port f	all time	Open-drain driving		6.9	
_			Push-pull driving		7.8	ns
fB	B-port fa	all time	Open-drain driving		8.8	
SK(O)	Channel-to-c	hannel skew			0.7	ns
			Push-pull driving	20		
Max data rate			Open-drain driving	2		Mbps
V <sub>CCB</sub> = 3.3 V ± 0.3 V						
			Push-pull driving		3.7	
t <sub>PHL</sub>	А В	В	Open-drain driving	2	6	ns
			Push-pull driving		4.1	
t <sub>PLH</sub>			Open-drain driving		4.1	
			Push-pull driving		3.6	
t <sub>PHL</sub>			Open-drain driving	2.6	4.2	
	В	Α	Push-pull driving	2.3	1.6	ns
t <sub>PLH</sub>			Open-drain driving		1.6	
en	OE	A or B			200	ns
-011	<u> </u>	7, 0, 5	with external load		200	ns
t <sub>dis</sub>	OE	A or B	no external load		200	ns
			Push-pull driving		6.6	110
t <sub>rA</sub>	A-port ri	se time	Open-drain driving	28	121	ns
			Push-pull driving	20	7.2	
t <sub>rB</sub>	B-port ri	se time	Open-drain driving	24	112	ns
			Push-pull driving	24	5.5	
fA	A-port f	all time			6.2	ns
			Open-drain driving			
t <sub>fB</sub>	B-port fall time		Push-pull driving		6.7	ns
	Observation	hannal akaw	Open-drain driving		9.4	ns
t <sub>SK(O)</sub>	Channel-to-c	nannei skew	Duck pull deivisch	00	0.7	
Max data rate			Push-pull driving	22		Mbps
			Open-drain driving	2		•



## Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)			MIN	MAX	UNIT	
V <sub>CCB</sub> = 5 V ± 0.5 V			·				
•			Push-pull driving		3.8		
t <sub>PHL</sub>	Α	В	Open-drain driving	2.1	5.8		
•	A	Б	Push-pull driving		4.4	ns	
t <sub>PLH</sub>			Open-drain driving		4.4		
			Push-pull driving		4.3		
t <sub>PHL</sub>	В	٨	Open-drain driving	1.2	4		
	D	А	Push-pull driving		1	ns	
t <sub>PLH</sub>			Open-drain driving		1		
t <sub>en</sub>	OE	A or B			200	ns	
	OE	A or B	with external load		200	ns	
t <sub>dis</sub>	OE	AOIB	no external load		200	ns	
	A most ri	io o timo	Push-pull driving		5.6		
t <sub>rA</sub>	A-port ri	ise time	Open-drain driving	24	89	ns	
	Donartis	io o timo	Push-pull driving		6.1		
t <sub>rB</sub>	B-port ri	ise time	Open-drain driving	12	64	ns	
	A most f	iall time	Push-pull driving		5.3		
t <sub>fA</sub>	A-port fal		Open-drain driving	Open-drain driving		ns	
	D 4 6	-11 4:	Push-pull driving		6.6		
t <sub>fB</sub>	B-port f	an ume	Open-drain driving		10.4	ns	
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns	
Many data asta			Push-pull driving	24		N/I	
Max data rate			Open-drain driving		Mbps		



## 6.11 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT	
V <sub>CCB</sub> = 3.3 V ± 0.3 V							
•			Push-pull driving		2.4		
t <sub>PHL</sub>	Δ.	В	Open-drain driving	1.3	4.2		
	Α	В	Push-pull driving		4.2	ns	
t <sub>PLH</sub>			Open-drain driving		4.2		
			Push-pull driving		2.5		
t <sub>PHL</sub>	В	٨	Open-drain driving	1	124	no	
	Ь	Α	Push-pull driving		2.5	ns	
t <sub>PLH</sub>			Open-drain driving		2.5		
t <sub>en</sub>	OE	A or B			200	ns	
	OE	A or D	with external load		200	ns	
dis	OE	A or B	no external load		200	ns	
	A	4:	Push-pull driving		5.6		
t <sub>rA</sub>	A-port ri		Open-drain driving	25	116	ns	
	D = 1.1	an time	Push-pull driving		6.4		
B-port r		se time	Open-drain driving	26	116	ns	
	A	11.6	Push-pull driving		5.4		
fA A-port		all time	Open-drain driving		6.1	ns	
			Push-pull driving		7.4		
fB	B-port fa	all time	Open-drain driving		7.6	ns	
SK(O)	Channel-to-c	hannel skew			0.7	ns	
			Push-pull driving	23			
Max data rate			Open-drain driving	2		Mbps	
V <sub>CCB</sub> = 5 V ± 0.5 V							
			Push-pull driving		3.1		
t <sub>PHL</sub>	А В		Open-drain driving		4.6	ı	
		В	Push-pull driving	1.4	4.4	ns	
t <sub>PLH</sub>			Open-drain driving		4.4		
			Push-pull driving		3.3		
t <sub>PHL</sub>			Open-drain driving	1	97		
	В	Α	Push-pull driving		2.6	ns	
t <sub>PLH</sub>			Open-drain driving		2.6		
ten	OE	A or B	3		200	ns	
S.1			with external load		200	ns	
t <sub>dis</sub>	OE	A or B	no external load		200	ns	
			Push-pull driving		4.8	***	
t <sub>rA</sub>	A-port ri	se time	Open-drain driving	19	85	ns	
			Push-pull driving		7.4		
t <sub>гВ</sub>	B-port ri	se time	Open-drain driving	14	72	ns	
			Push-pull driving	1.7	5		
t <sub>f</sub> A	A-port fa	all time	Open-drain driving		5.7	- ns	
			Push-pull driving		7.6		
t <sub>fB</sub>	B-port f	all time	Open-drain driving		8.3	ns	
toures	Channel-to-c	hannel skew	Open-drain driving		0.7	nc	
t <sub>sk(O)</sub>	Crianner-10-C	HALLIEL SVCM	Push-pull driving	24	0.7	ns	
Max data rate						Mbps	
			Open-drain driving	2			



## 6.12 Typical Characteristics




Figure 3. Low-Level Output Voltage ( $V_{OL(Bx)}$ ) vs Low-Level Current ( $I_{OL(Bx)}$ )



#### 7 Parameter Measurement Information




Figure 4. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver





Figure 5. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver



TEST	S1
t <sub>PZL</sub> / t <sub>PLZ</sub>	2 × V <sub>CCO</sub>
t <sub>PHZ</sub> / t <sub>PZH</sub>	Open

Figure 6. Load Circuit for Enable-Time and Disable-Time Measurement

- 1.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 2.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 3.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- 4.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.



### **Parameter Measurement Information (continued)**

### 7.1 Voltage Waveforms




Figure 7. Pulse Duration

Figure 8. Propagation Delay Times

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 in Figure 9 is for an output with internal such that the output is high, except when OE is high (see Figure 6). Waveform 2 in Figure 9 is for an output with conditions such that the output is low, except when OE is high.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_0 = 50 \Omega$ , dv/dt  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H.  $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.




Figure 9. Enable and Disable Times

Copyright © 2010–2018, Texas Instruments Incorporated

Product Folder Links: *TCA9406* 




## 8 Detailed Description

#### 8.1 Overview

The TCA9406 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. 10-k $\Omega$  pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications which makes it ideal for I<sup>2</sup>C and SMBus applications, the device can also translate push-pull CMOS logic outputs.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Architecture

The TCA9406 architecture (see Figure 5) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




Figure 10. Architecture of a TCA9406 Cell



### **Feature Description (continued)**

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin is automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TCA9406 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

- 1) An N-channel pass-gate transistor topology that ties the A-port to the B-port and
- 2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pullup resistors are included on the device for dc current sourcing capability. The  $V_{GATE}$  gate bias of the N-channel pass transistor is set at approximately one threshold voltage ( $V_T$ ) above the  $V_{CC}$  level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal  $10\text{-k}\Omega$  pullup resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50  $\Omega$  to 70  $\Omega$  during this acceleration phase. To minimize dynamic  $I_{\text{CC}}$  and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements* section of this data sheet.

#### 8.3.2 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TCA9406 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal  $10-k\Omega$  pullup resistors.

The fall time ( $t_{fA}$ ,  $t_{fB}$ ) of a signal depends on the edge-rate and output impedance of the external device driving TCA9406 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the  $t_{PHL}$  and max data rates also depend on the output impedance of the external driver. The values for  $t_{fA}$ ,  $t_{fB}$ ,  $t_{PHL}$ , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50  $\Omega$ .

### 8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TCA9406 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects.

#### 8.3.4 Enable and Disable

The TCA9406 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time  $(t_{dis})$  indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time  $(t_{en})$  indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.



### **Feature Description (continued)**

### 8.3.5 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCA}$ , and each B-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCB}$ . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to  $V_{CCA}$  or  $V_{CCB}$  (in parallel with the internal 10-k $\Omega$  resistors). Adding lower value pullup resistors will effect  $V_{OL}$  levels, however. The internal pullups of the TCA9406 are disabled when the OE pin is low.

#### 8.4 Device Functional Modes

The TCA9406 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.



## 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TCA9406 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I<sup>2</sup>C or SMBus, where the data is bidirectional and no control signal is available.

### 9.2 Typical Application



Design Notes: OE can be tied directly to 1.8 V (V<sub>CCA</sub>) to always be in ENABLE mode.

Figure 11. Typical Application Circuit

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the V<sub>CCA</sub> ≤ V<sub>CCB</sub>.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage range	1.65 to 3.6 V			
Output voltage range	2.3 to 5.5 V			

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the TCA9406 device to determine the input voltage range. For a valid logic high the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low the value must be less than the V<sub>IL</sub> of the input port.
- Output voltage range
  - Use the supply voltage of the device that the TCA9406 device is driving to determine the output voltage range
  - The TCA9406 device has 10-k $\Omega$  internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.



An external pull down resistor decreases the output V<sub>OH</sub> and V<sub>OL</sub>. Use Equation 1 to calculate the V<sub>OH</sub> as a
result of an external pull down resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10 \text{ k}\Omega)$$

where

- $V_{CCx}$  is the supply voltage on either  $V_{CCA}$  or  $V_{CCB}$
- $\bullet \quad R_{PD}$  is the value of the external pull down resistor

### (1)

### 9.2.3 Application Curve




Figure 12. Level-Translation of a 2.5-MHz Signal

20 Submit Documentation Feedback

Copyright © 2010–2018, Texas Instruments Incorporated



## 10 Power Supply Recommendations

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

### 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the  $V_{CCA}$ ,  $V_{CCB}$  pin, and  $G_{ND}$  pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.

## 11.2 Layout Example




Figure 13. TCA9406 Layout Example

Copyright © 2010–2018, Texas Instruments Incorporated

Product Folder Links: *TCA9406* 



## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

2-Aug-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA9406DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NF9 (R, Z)	Samples
TCA9406DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(F9, NF9R) NZ	Samples
TCA9406YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

2-Aug-2018

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficulties are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9406DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
TCA9406YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.11	2.1	0.56	4.0	8.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9406DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
TCA9406DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TCA9406DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
TCA9406YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

## DCT (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





DIE SIZE BALL GRID ARRAY



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.