

# 4-Mbit serial SPI bus EEPROM



SO8N (MN) 150 mil width



TSSOP8 (DW) 169 mil width



WLCSP (2.809 × 1.863 mm)

# Product status link

M95M04-DR

# Product label

#### **Features**

- Compatible with the serial peripheral interface (SPI) bus
- Memory array
  - 4 Mbit (512 Kbytes) of EEPROM
  - Page size: 512 bytes
  - Additional write lockable page (identification page)
- Write time
  - Byte write within 5 ms
  - Page write within 5 ms
- Write protect
  - quarter array
  - half array
  - whole memory array
- Max clock frequency:
  - 10 MHz for V<sub>CC</sub> ≥ 2.5 V
  - 5 MHz for V<sub>CC</sub> ≥ 1.8 V
- Single supply voltage: 1.8 V to 5.5 V
- Operating temperature range: from -40 °C up to +85 °C
- Enhanced ESD protection (up to 4 kV in human body model)
- More than 4 million write cycles
- More than 40-year data retention
- Packages
  - SO8N (ECOPACK2)
  - TSSOP8 (ECOPACK2)
  - WLCSP (ECOPACK2)




# 1 Description

The M95M04-DR device is electrically erasable programmable memory (EEPROM) organized as 524288 x 8 bits, accessed through the SPI bus.

The M95M04-DR can operate with a supply range from 1.8 to 5.5 V, and is guaranteed over the -40  $^{\circ}$ C/+85  $^{\circ}$ C temperature range.

The M95M04-DR offer an additional page, named the identification page (512 bytes). The identification page can be used to store sensitive application parameters that can be (later) permanently locked in read-only mode.

Figure 1. Logic diagram



DT45413V2

The SPI bus signals are C, D and Q, as shown in Figure 1 and Table 1. The device is selected when Chip select  $(\overline{S})$  is driven low. Communications with the device can be interrupted when the  $\overline{HOLD}$  is driven low.


Table 1. Signal names

Signal name	Function	Direction
С	Serial clock	Input
D	Serial data input	Input
Q	Serial data output	Output
\$	Chip select	Input
W	Write protect	Input
HOLD	Hold	Input
V <sub>CC</sub>	Supply voltage	-
V <sub>SS</sub>	Ground	-

DS12179 - Rev 3 page 2/44



Figure 2. 8-pin package connections (top view)



1. See Section 10 Package information for package dimensions, and how to identify pin 1.

Figure 3. WLCSP connections




Table 2. Signals vs. bump position

Position	A	В	С	D
1	-	-	С	-
2	V <sub>CC</sub>	HOLD	-	D
3	S	-	-	V <sub>SS</sub>
4	-	Q	W	-

DT3824


DS12179 - Rev 3



# 2 Memory organization

The memory is organized as shown in the following figure.

Figure 4. Block diagram



\* Identification page

DS12179 - Rev 3 page 4/44



# 3 Signal description

During all operations,  $V_{CC}$  must be held stable and within the specified valid range:  $V_{CC}$ (min) to  $V_{CC}$ (max). All of the input and output signals must be held high or low (according to voltages of  $V_{IH}$ ,  $V_{OH}$ ,  $V_{IL}$  or  $V_{OL}$ , as specified in Section 9 DC and AC parameters). These signals are described next.

## 3.1 Serial data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of serial clock (C).

## 3.2 Serial data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of serial clock (C).

## 3.3 Serial clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at serial data input (D) are latched on the rising edge of serial clock (C). Data on serial data output (Q) change from the falling edge of serial clock (C).

# 3.4 Chip select $(\overline{S})$

When this input signal is high, the device is deselected and serial data output (Q) is at high impedance. The device is in the standby power mode, unless an internal write cycle is in progress. Driving chip select  $(\overline{S})$  low selects the device, placing it in the active power mode.

After power-up, a falling edge on chip select  $(\overline{S})$  is required prior to the start of any instruction.

# 3.5 Hold (HOLD)

The hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the hold condition, the serial data output (Q) is high impedance, and serial data input (D) and serial clock (C) are "Don't care".

To start the hold condition, the device must be selected, with chip select  $(\overline{S})$  driven low.

## 3.6 Write protect (W)

The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status register).

This pin must be driven either high or low, and must be stable during all Write instructions.

## 3.7 V<sub>CC</sub> supply voltage

V<sub>CC</sub> is the supply voltage.

## $V_{SS}$ ground

V<sub>SS</sub> is the reference for all signals, including the V<sub>CC</sub> supply voltage.

DS12179 - Rev 3 page 5/44



# 4 Connecting to the SPI bus

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The serial data input (D) is sampled on the first rising edge of the serial clock (C) after chip select  $(\overline{S})$  goes low.

All output data bytes are shifted out of the device, most significant bit first. The serial data output (Q) is latched on the first falling edge of the serial clock (C) after the instruction (such as the read from memory array and read status register instructions) have been clocked into the device.




Figure 5. Bus master and memory devices on the SPI bus

1. The write protect  $(\overline{W})$  and hold  $(\overline{HOLD})$  signals should be driven, high or low as appropriate.

Figure 5 shows an example of three memory devices connected to an SPI bus master. Only one memory device is selected at a given time, so only one memory device drives the serial data output (Q) line at that time. The other memory devices are in high impedance state. The pull-up resistor R ensures that a device is not selected if the bus master leaves the  $\overline{S}$  line in the high impedance state.

In applications where the bus master may leave all SPI bus lines in high impedance at the same time (for example, if the Bus master is reset during the transmission of an instruction), it is recommended to connect the clock line (C) to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the  $\overline{S}$  line is pulled high): this ensures that  $\overline{S}$  and C do not become high at the same time, and so, that the  $t_{SHCH}$  requirement is met. The typical value of R is 100 k $\Omega$ .

DS12179 - Rev 3 page 6/44



# 4.1 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the following two modes:


- CPOL = 0, CPHA = 0
- CPOL = 1, CPHA = 1

For these two modes, input data is latched in on the rising edge of serial clock (C), and output data is available from the falling edge of serial clock (C).

The difference between the two modes, as shown in Figure 6, is the clock polarity when the bus master is in stand-by mode and not transferring data:

- C remains at 0 for (CPOL = 0, CPHA = 0)
- C remains at 1 for (CPOL = 1, CPHA = 1)

Figure 6. SPI modes supported



DS12179 - Rev 3 page 7/44



# 5 Operating features

# 5.1 Supply voltage (V<sub>CC</sub>)

#### 5.1.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified  $[V_{CC}(min), V_{CC}(max)]$  range must be applied (see operating conditions in Section 9 DC and AC parameters). This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle  $(t_W)$ . In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually in the range between 10 and 100 nF) close to the  $V_{CC}/V_{SS}$  device pins.

#### 5.1.2 Device reset

In order to prevent erroneous instruction decoding and inadvertent write operations during power-up, a power-on-reset (POR) circuit is included. At power-up, the device does not respond to any instruction until VCC reaches the POR threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage (see operating conditions in Section 9 DC and AC parameters).

At power-up, when V<sub>CC</sub> passes over the POR threshold, the device is reset and is in the following state:

- in Standby power mode,
- deselected,
- Status register values:
  - the write enable latch (WEL) bit is reset to 0
  - the write in progress (WIP) bit is reset to 0
  - the SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits).

It is important to note that the device must not be accessed until  $V_{CC}$  reaches a valid and stable level within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range, as defined under Operating conditions in Section 9 DC and AC parameters.

#### 5.1.3 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises continuously from  $V_{SS}$  to  $V_{CC}$ . During this time, the chip select  $(\overline{S})$  line is not allowed to float but should follow the  $V_{CC}$  voltage. It is therefore recommended to connect the  $\overline{S}$  line to  $V_{CC}$  via a suitable pull-up resistor (see Figure 5).

In addition, the chip select  $(\overline{S})$  input offers a built-in safety feature, as the  $\overline{S}$  input is edge-sensitive as well as level-sensitive: after power-up, the device does not become selected until a falling edge has first been detected on chip select  $(\overline{S})$ . This ensures that chip select  $(\overline{S})$  must have been high, prior to going low to start the first operation.

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage defined in Section 9 DC and AC parameters.

DS12179 - Rev 3 page 8/44



#### 5.1.4 Power-down

During power-down (continuous decrease of the  $V_{CC}$  supply voltage below the minimum  $V_{CC}$  operating voltage defined in Section 9 DC and AC parameters), the device must be:

- deselected (chip select \overline{S} must be allowed to follow the voltage applied on V<sub>CC</sub>)
- in standby power mode (there must not be any internal write cycle in progress).

## 5.2 Active power and standby power modes

When chip select  $(\overline{S})$  is low, the device is selected, and in the active power mode. The device consumes  $I_{CC}$ .

When chip select  $(\overline{S})$  is high, the device is deselected. If a write cycle is not currently in progress, the device then goes into the standby power mode, and the device consumption drops to  $I_{CC1}$ , as specified in DC characteristics (see Section 9 DC and AC parameters).

#### 5.3 Hold condition

The hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

To enter the hold condition, the device must be selected, with chip select  $(\overline{S})$  low.

During the hold condition, the serial data output (Q) is high impedance, and the serial data input (D) and the serial clock (C) are "Don't care".

Normally, the device is kept selected for the whole duration of the Hold condition. Deselecting the device while it is in the hold condition has the effect of resetting the state of the device: this mechanism can be used, if required, to reset the ongoing processes.

Note: This resets the internal logic, except the WEL and WIP bits of the status register.

Note: In the specific case where the device has moved in a write command (Inst + Address + data bytes, each data byte being exactly 8 bits), deselecting the device also triggers the write cycle of this decoded command.




Figure 7. Hold condition activation

The hold condition starts when the hold  $(\overline{HOLD})$  signal is driven low when serial clock (C) is already low (as shown in Figure 7).

Figure 7 also shows what happens if the rising and falling edges are not timed to coincide with serial clock (C) being low.

DS12179 - Rev 3 page 9/44



# 5.4 Status register

The status register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. See Section 6.3 Read status register (RDSR) for a detailed description of the status register bits.

# 5.5 Data protection and protocol control

The device features the following data protection mechanisms:

- Before accepting the execution of the write and write status register instructions, the device checks
  whether the number of clock pulses comprised in the instructions is a multiple of eight.
- All instructions that modify data must be preceded by a write enable (WREN) instruction to set the write enable latch (WEL) bit.
- The block protect (BP1, BP0) bits in the status register are used to configure part of the memory as read-only.
- The write protect (W) signal is used to protect the block protect (BP1, BP0) bits in the status register.

For any instruction to be accepted, and executed, chip select  $(\overline{S})$  must be driven high after the rising edge of serial clock (C) for the last bit of the instruction, and before the next rising edge of serial clock (C).

Two points to note in the previous sentence:

- The "last bit of the instruction" can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for read status register (RDSR) and read (READ) instructions).
- The "next rising edge of serial clock (C)" might (or might not) be the next bus transaction for some other device on the SPI bus.

Status register bits		Protected block	Ductostad armay addresses				
BP1	BP0	Protected block	Protected array addresses				
0	0	None	None				
0	1	Upper quarter	60000h - 7FFFFh				
1	0	Upper half	40000h - 7FFFFh				
1	1	Whole memory	00000h - 7FFFFh				

Table 3. Write-protected block size

DS12179 - Rev 3 page 10/44



# 6 Instructions

Each command is composed of bytes (MSB bit transmitted first), initiated with the instruction byte, as summarized in Table 4.

If an invalid instruction is sent (one not contained in Table 4), the device automatically enters in a wait state until deselected.

Table 4. Instruction set

Instruction	Description	Instruction format
WREN	Write enable	0000 0110
WRDI	Write disable	0000 0100
RDSR	Read status register	0000 0101
WRSR	Write status register	0000 0001
READ	Read from memory array	0000 0011
WRITE	Write to memory array	0000 0010
RDID	Read identification page	1000 0011
WRID	Write identification page	1000 0010
RDLS	Read identification page lock status	1000 0011
LID	Lock identification page in react-only mode	1000 0010

For read and write commands to memory array and identification page the address is defined by three bytes as explained in Table 5.

Table 5. Significant bits within the address bytes

Instruction <sup>(1)(2)</sup>	Upper address byte				Middle address byte					Lower address byte														
Instruction (*/\-/	b23	b22	b21	b20	b19	b18	b17	b16	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
READ		Х	Х	Х	Х	A18	A17	A 16	۸15	A14	۸12	A 12	Λ11	A10	۸٥	۸٥	A7	۸۶	A5	A4	A3	A2	A1	A0
or WRITE	X	^	^	^	^	AIO	AII	AIO	AIS	A 14	AIS	AIZ	AII	AIU	A9	Ao	Ai	AO	AS	A4	AS	AZ	AI	AU
RDID		Х	х	х	x	Х	х	Х	Х	х	х	Х	х	0	Х	A8	A7	A6	A5	A4	A3	A2	A1	A0
or WRID	^	^	^	^	^	^	^	^	^	^	^	^	^	U	^	Ao	Ai	AO	AS	A4	AS	AZ	AI	AU
RDLS	V	V	х	x	V	х	х	V	Х	V	х		х	1	X	Х	Х	X	Х	X	X	Х	х	V
or LID	Α	^	^	^	Х	^	^	Х	^	Х	^	Х	^	ı	Α.	Α	^	Α	Α	Α	Α	^	^	X

1. A: Significant address bit

2. X: Don't Care bit

DS12179 - Rev 3 page 11/44




# 6.1 Write enable (WREN)

The write enable latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a write enable instruction to the device.

As shown in Figure 8, to send this instruction to the device, chip select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on serial data input (D). The device then enters a wait state. It waits for the device to be deselected by chip select  $(\overline{S})$  being driven high.

Figure 8. Write enable (WREN) sequence



D141478VZ

DS12179 - Rev 3 page 12/44

# 6.2 Write disable (WRDI)


One way of resetting the write enable latch (WEL) bit is to send a write disable instruction to the device.

As shown in Figure 9, to send this instruction to the device, chip select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on serial data input (D).

The device then enters a wait state. It waits for a the device to be deselected, by chip select  $(\overline{S})$  being driven high. The write enable latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 9. Write disable (WRDI) sequence



1414/8V2

DS12179 - Rev 3 page 13/44



## 6.3 Read status register (RDSR)

The read status register (RDSR) instruction is used to read the status register. The status register may be read at any time, even while a write or write status register cycle is in progress. When one of these cycles is in progress, it is recommended to check the write in progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status register continuously, as shown in Figure 10.

C Instruction Status Register Out Status Register Out MSB MSB MSB

Figure 10. Read Status register (RDSR) sequence

The status and control bits of the status register are detailed in the following subsections.

#### 6.3.1 WIP bit

The WIP bit (write in progress) is a read-only flag that indicates the ready/busy state of the device. When a write command (WRITE, WRSR, WRID, LID) has been decoded and a write cycle  $(t_W)$  is in progress, the device is busy and the WIP bit is set to 1. When WIP = 0 the device is ready to decode a new command.

During a write cycle, reading continuously the WIP bit allows to detect when the device becomes ready (WIP = 0) to decode a new command.

#### 6.3.2 WEL bit

The WEL bit (write enable latch) bit is a flag that indicates the status of the internal write enable latch. When WEL is set to 1, the write instructions (WRITE, WRSR, WRID, LID) are executed; when WEL is set to 0, any decoded write instruction is not executed.

The WEL bit is set to 1 with the WREN instruction. The WEL bit is reset to 0 after the following events:

- Write disable (WRDI) instruction completion
- Write instructions (WRITE, WRSR, WRID, LID) completion including the write cycle time t<sub>W</sub>
- Power-up

## 6.3.3 BP1, BP0 bits

The block protect (BP1, BP0) bits are non volatile. They define the size of the area to be software-protected against Write instructions. These bits are written with the write status register (WRSR) instruction. When one or both of the block protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3) becomes protected against write (WRITE) instructions. The block protect (BP1, BP0) bits can be written provided that the hardware protected mode has not been set.


DS12179 - Rev 3 page 14/44



#### 6.3.4 SRWD bit

The status register write disable (SRWD) bit is operated in conjunction with the write protect  $(\overline{W})$  signal. The status register write disable (SRWD) bit and write protect  $(\overline{W})$  signal enable the device to be put in the hardware protected mode (when the status register write disable (SRWD) bit is set to 1, and write protect  $(\overline{W})$  is driven low). In this mode, the non-volatile bits of the status register (SRWD, BP1, BP0) become read-only bits and the write status register (WRSR) instruction is no longer accepted for execution.

Table 6. Status register format



DS12179 - Rev 3 page 15/44




## 6.4 Write status register (WRSR)

The write dtatus register (WRSR) instruction is used to write new values to the status register. Before it can be accepted, a write enable (WREN) instruction must have been previously executed.

The write Status register (WRSR) instruction is entered by driving chip select  $(\overline{S})$  low, followed by the instruction code, the data byte on serial data input (D) and chip select  $(\overline{S})$  driven high. Chip select  $(\overline{S})$  must be driven high after the rising edge of serial clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of serial clock (C). Otherwise, the write status register (WRSR) instruction is not executed.

The instruction sequence is shown in Figure 11.

Figure 11. Write status register (WRSR) sequence



cycle that

Driving the chip select  $(\overline{S})$  signal high at a byte boundary of the input data triggers the self-timed write cycle that takes  $t_W$  to complete (as specified in AC tables in Section 9 DC and AC parameters).

While the write status register cycle is in progress, the status register may still be read to check the value of the write in progress (WIP) bit: the WIP bit is 1 during the self-timed write cycle  $t_W$ , and 0 when the write cycle is complete. The WEL bit (Write enable latch) is also reset at the end of the write cycle  $t_W$ .

The write status register (WRSR) instruction enables the user to change the values of the BP1, BP0 and SRWD bits:

- The block protect (BP1, BP0) bits define the size of the area that is to be treated as read-only, as defined in Table 3.
- The SRWD (status register write disable) bit, in accordance with the signal read on the write protect pin (W), enables the user to set or reset the write protection mode of the status register itself, as defined in Table 7. When in write-protected mode, the write status register (WRSR) instruction is not executed.

The contents of the SRWD and BP1, BP0 bits are updated after the completion of the WRSR instruction, including the  $t_W$  write cycle.

The write status register (WRSR) instruction has no effect on the b6, b5, b4, b1, b0 bits in the status register. Bits b6, b5, b4 are always read as 0.

DS12179 - Rev 3 page 16/44



200 (100)		<b>D</b>	4 4	
Iani	<b>P</b> /	Pro	tection	modes

	SRWD			Mem	ory content
W signal	bit	Mode	Write protection of the Status register	Protected area <sup>(1)</sup>	Unprotected area <sup>(1)</sup>
1	0	Software-	Status register is writable (if the WREN		
0	0	protected	instruction has set the WEL bit).  The values in the BP1 and BP0 bits can be	Write- protected	Ready to accept write instructions
1	1	(SPM)	changed.		
0	1	Hardware- protected (HPM)	Status register is hardware write-protected.  The values in the BP1 and BP0 bits cannot be changed.	Write- protected	Ready to accept write instructions

<sup>1.</sup> As defined by the values in the Block protect (BP1, BP0) bits of the Status register. See Table 3.

The protection features of the device are summarized in Table 7.

When the status register write disable (SRWD) bit in the status register is 0 (its initial delivery state), it is possible to write to the status register (provided that the WEL bit has previously been set by a WREN instruction), regardless of the logic level applied on the write protect (W) input pin.

When the status register write disable (SRWD) bit in the <u>Status</u> register is set to 1, two cases should be considered, depending on the state of the write protect  $(\overline{W})$  input pin:

- If write protect (W) is driven high, it is possible to write to the status register (provided that the WEL bit has previously been set by a WREN instruction).
- If write protect (W) is driven low, it is not possible to write to the status register even if the WEL bit has previously been set by a WREN instruction. (attempts to write to the status register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area, which are software-protected (SPM) by the block protect (BP1, BP0) bits in the status register, are also hardware-protected against data modification.

Regardless of the order of the two events, the hardware-protected mode (HPM) can be entered by:

- either setting the SRWD bit after driving the write protect (W) input pin low,
- or driving the write protect (W) input pin low after setting the SRWD bit.

Once the hardware-protected mode (HPM) has been entered, the only way of exiting it is to pull high the write protect  $(\overline{W})$  input pin.

If the write protect  $(\overline{W})$  input pin is permanently tied high, the hardware-protected mode (HPM) can never be activated, and only the software-protected mode (SPM), using the block protect (BP1, BP0) bits in the status register, can be used.

DS12179 - Rev 3 page 17/44



# 6.5 Read from memory array (READ)

As shown in Figure 12, to send this instruction to the device, chip select  $(\overline{S})$  is first driven low. The bits of the instruction byte and address bytes are then shifted in, on serial data input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on serial data output (Q).

Figure 12. Read from memory array (READ) sequence

If chip select  $(\overline{S})$  continues to be driven low, the internal address register is incremented automatically, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The read cycle is terminated by driving chip select  $(\overline{S})$  high. The rising edge of the chip select  $(\overline{S})$  signal can occur at any time during the cycle.

The instruction is not accepted, and is not executed, if a write cycle is currently in progress.

DS12179 - Rev 3 page 18/44




# 6.6 Write to memory array (WRITE)

As shown in Figure 13, to send this instruction to the device, chip select  $(\overline{S})$  is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on serial data input (D).

The instruction is terminated by driving chip select  $(\overline{S})$  high at a byte boundary of the input data. The self-timed write cycle, triggered by the chip select  $(\overline{S})$  rising edge, continues for a period  $t_W$  (as specified in AC characteristics in Section 9 DC and AC parameters), at the end of which the write in progress (WIP) bit is reset to 0.

Figure 13. Byte write (WRITE) sequence



In the case of Figure 13, chip select  $(\overline{S})$  is driven high after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. However, if chip select  $(\overline{S})$  continues to be driven low (as shown in Figure 14), the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If more bytes are sent than fits up to the end of the page, a condition known as "roll-over" occurs. In case of roll-over, the bytes exceeding the page size are overwritten from location 0 of the same page.

The instruction is not accepted, and is not executed, under the following conditions:


- if the write enable latch (WEL) bit has not been set to 1 (by executing a write enable instruction just before),
- if a write cycle is already in progress,
- if the device has not been deselected, by driving high chip select  $(\overline{S})$ , at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in),
- if the addressed page is in the region protected by the block protect (BP1 and BP0) bits.

Note:

The self-timed write cycle  $t_W$  is internally executed as a sequence of two consecutive events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is read as "0" and a programmed bit is read as "1"

DS12179 - Rev 3 page 19/44





DS12179 - Rev 3 page 20/44



# 6.7 Read identification page

The identification page (512 bytes) is an additional page that can be written and (later) permanently locked in Read-only mode.

This page is read with the read identification page instruction (see Table 4). The chip select signal  $(\overline{S})$  is first driven low, the bits of the instruction byte and address bytes are then shifted in, on serial data input (D). Address bit A10 must be 0, upper address bits are "Don't care", and the data byte pointed to by the lower address bits [A8:A0] is shifted out on serial data output (Q). If chip select  $(\overline{S})$  continues to be low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

The number of bytes to read in the ID page must not exceed the page boundary, otherwise unexpected data are read (e.g. when reading the ID page from location 200d, the number of bytes must be lower than or equal to 312d, as the ID page boundary is 512 bytes).

The read cycle is terminated by driving chip select  $(\overline{S})$  high. The rising edge of the chip select  $(\overline{S})$  signal can occur at any time during the cycle. The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a write cycle is currently in progress.




Figure 15. Read identification page sequence

7 10000

DS12179 - Rev 3 page 21/44




# 6.8 Write identification page

The identification page (512 bytes) is an additional page that can be written and (later) permanently locked in Read-only mode.

Writing this page is achieved with the write identification page instruction (see Table 4). The chip select signal  $(\overline{S})$  is first driven low. The bits of the instruction byte, address bytes, and at least one data byte are then shifted in on serial data input (D). Address bit A10 must be 0, upper address bits are "Don't care", the lower address bits [A8:A0] define the byte address within the identification page. The instruction sequence is shown in Figure 16.

Figure 16. Write identification page sequence



DT30909V2

DS12179 - Rev 3 page 22/44




#### 6.9 Read lock status

The read lock status instruction (see Table 4) is used to check whether the identification page is locked or not in Read-only mode. The read lock status sequence is defined with the chip select  $(\overline{S})$  first driven low. The bits of the instruction byte and address bytes are then shifted in on serial data input (D). Address bit A10 must be 1, all other address bits are "Don't Care". The lock bit is the LSB (least significant bit) of the byte read on serial data output (Q). It is at "1" when the lock is active and at "0" when the lock is not active. If chip select  $(\overline{S})$  continues to be driven low, the same data byte is shifted out. The read cycle is terminated by driving chip select  $(\overline{S})$  high.

The instruction sequence is shown in Figure 17.

Figure 17. Read lock status sequence



3091072

DS12179 - Rev 3 page 23/44



#### 6.10 Lock ID

The lock ID instruction permanently locks the identification page in read-only mode. Before this instruction can be accepted, a write enable (WREN) instruction must have been executed.

The lock ID instruction is issued by driving chip select  $(\overline{S})$  low, sending the instruction code, the address and a data byte on serial data input (D), and driving chip select  $(\overline{S})$  high. In the address sent, A10 must be equal to 1, all other address bits are "Don't Care". The data byte sent must have the b0 bit equal to 1 (b0=1) and the others value of the bits b7 to b1 are "Don't Care". The data byte has the following format: xxxx xxx1 (where x = Don't Care)".


Chip select  $(\overline{S})$  must be driven high after the rising edge of serial clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of serial clock (C). Otherwise, the lock ID instruction is not executed.

Driving chip select  $(\overline{S})$  high at a byte boundary of the input data triggers the self-timed write cycle whose duration is  $t_W$  (as specified in AC characteristics in Section 9 DC and AC parameters). The instruction sequence is shown in Figure 18.

The instruction is discarded, and is not executed, under the following conditions:

- If a write cycle is already in progress
- If block protect bits (BP1,BP0) = (1,1)
- If a rising edge on chip select (S) happens outside of a byte boundary
- If the identification is already locked.

Figure 18. Lock ID sequence



JT30911V2

# 6.11 Error correction code (ECC x 4) and write cycling

M95M04-DR devices offer an error correction code (ECC), an internal logic function transparent for the SPI communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes (A group of four bytes is located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer). Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the four bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in Section 9.

DS12179 - Rev 3 page 24/44



# 7 Power-up and delivery state

# 7.1 Power-up state

After power-up, the device is in the following state:

- standby power mode
- deselected (after power-up, a falling edge is required on chip select  $(\overline{S})$  before any instructions can be started)
- not in the hold condition
- the write enable latch (WEL) is reset to 0
- write in progress (WIP) is reset to 0.

The SRWD, BP1 and BP0 bits of the status register are unchanged from the previous power-down (they are non-volatile bits).

# 7.2 Initial delivery state

The device is delivered with the memory array and identification page bits set to all 1s (each byte = FFh). The status register write disable (SRWD) and block protect (BP1 and BP0) bits are initialized to 0.

DS12179 - Rev 3 page 25/44



# 8 Maximum ratings

Stressing the device outside the ratings listed in Table 8 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T <sub>AMB</sub>	Ambient operating temperature	-40	130	
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering	Se	e note (1)	
Vo	Output voltage	-0.50	V <sub>CC</sub> + 0.6	
VI	Input voltage	-0.50	6.5	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	
I <sub>OL</sub>	DC output current (Q = 0)		5	mA
I <sub>OH</sub>	DC output current (Q = 1)		5	IIIA
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(2)</sup>	-	4000	V

Compliant with JEDEC standard J-STD-020 (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

DS12179 - Rev 3 page 26/44

<sup>2.</sup> Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001, C1 = 100 pF, R1 = 1500  $\Omega$ , R2 = 500  $\Omega$ ).



# 9 DC and AC parameters

This section summarizes the operating conditions and the DC/AC characteristics.


Table 9. Operating conditions (range R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 10. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit	
CL	Load capacitance	-	30	pF	
-	Input rise and fall times	-	25	ns	
-	Input pulse voltages	0.2 V <sub>CC</sub> t	o 0.8 V <sub>CC</sub>	V	
-	Input and output timing reference voltages 0.3 V <sub>CC</sub> to 0.7 V <sub>CC</sub>				

Figure 19. AC measurement I/O waveform



30825cV2

DS12179 - Rev 3 page 27/44



Table 11. Cycling performance by	ov groups of four bytes
----------------------------------	-------------------------

Symb ol	Parameter	Test condition	Min.	Max.	Unit
Ncycle	Write cycle	$T_A \le 25 ^{\circ}\text{C},  V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	-	4,000,000	Write cycle
incycle	endurance <sup>(1)</sup>	$T_A$ = 85 °C, $V_{CC}$ (min) < $V_{CC}$ < $V_{CC}$ (max)	-	1,200,000	(2)

- 1. The write cycle endurance is defined for groups of four data bytes located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer. The write cycle endurance is defined by characterization and qualification.
- 2. A write cycle is executed when either a page write, a byte write, a WRSR, a WRID or an LID instruction is decoded. When using the byte write, the page write or the WRID instruction, refer also to Section 6.11 Error correction code (ECC x 4) and write cycling.

Table 12. Memory cell data retention

Parameter	Test conditions	Min.	Unit
Data retention <sup>(1)</sup>	T <sub>A</sub> = 55 °C	40	Year

<sup>1.</sup> The data retention behaviour is checked in production, while the 40-year limit is defined from characterization and qualification results.

Table 13. Capacitance

Symbol	Parameter	Test conditions <sup>(1)</sup>	Min.	Max.	Unit
C <sub>OUT</sub>	Output capacitance (Q)	V <sub>OUT</sub> = 0 V	-	8	pF
C <sub>IN</sub>	Input capacitance (D)	V <sub>IN</sub> = 0 V	-	8	pF
	Input capacitance (other pins)	V <sub>IN</sub> = 0 V	-	6	pF

1. Sampled only, not 100% tested, at  $T_A$  = 25 °C and at a frequency of 5 MHz.

DS12179 - Rev 3 page 28/44



**Table 14. DC characteristics** 

Symbol	Parameter	Test conditions	Min	Max	Unit
ILI	Input leakage current	$V_{IN} = V_{SS}$ or $V_{CC}$	-	±2	
I <sub>LO</sub>	Output leakage current	$\overline{S}$ = V <sub>CC</sub> , V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>CC</sub>	-	±2	μA
		C = 0.1 $V_{CC}$ / 0.9 $V_{CC}$ at 5 MHz, $V_{CC}$ = 1.8 V, Q = open	-	<b>1</b> <sup>(1)</sup>	
I <sub>CC</sub>	Supply current (Read)	$C = 0.1 V_{CC} / 0.9 V_{CC}$ at 10 MHz, $V_{CC} = 3.3 V$ , $Q = open$	-	2(2)	1.
		C = 0.1 $V_{CC}$ / 0.9 $V_{CC}$ at 10 MHz, $V_{CC}$ = 5.5 V, Q = open	-	3(3)	mA
I <sub>CC0</sub> <sup>(4)</sup>	Supply current (Write)	During $t_W, \overline{S} = V_{CC}$ ,	-	2 <sup>(5)</sup>	
		$\overline{S}$ = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.8 V	-	2	μА
I <sub>CC1</sub>	Supply current (Standby power mode)	$\overline{S}$ = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 3.3 V	-	3	
		$\overline{S}$ = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V	-	5	
V.		1.8 V ≤ V <sub>CC</sub> < 2.5 V	- 0.45	0.25 V <sub>CC</sub>	
$V_{IL}$	Input low voltage	$2.5 \text{ V} \le \text{ V}_{CC} < 5.5 \text{ V}$	- 0.45	0.30 V <sub>CC</sub>	
V	Input high voltage	1.8 V ≤ V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> + 1	
V <sub>IH</sub>	Input high voltage	$2.5 \text{ V} \le \text{ V}_{CC} < 5.5 \text{ V}$	0.70 V <sub>CC</sub>	V <sub>CC</sub> + 1	
		I <sub>OL</sub> = 0.15 mA, V <sub>CC</sub> = 1.8 V	-	0.3	V
$V_{OL}$	Output low voltage	V <sub>CC</sub> = 2.5 V, I <sub>OL</sub> = 1.5 mA, or		0.4	, v
		V <sub>CC</sub> = 5.0 V, I <sub>OL</sub> = 2.0 mA	-	0.4	
		$I_{OH} = -0.1 \text{ mA}, V_{CC} = 1.8 \text{ V}$			
$V_{OH}$	Output high voltage	$V_{CC}$ = 2.5 V, $I_{OH}$ = -0.4 mA, or	0.80 V <sub>CC</sub>	-	
		$V_{CC} = 5.0 \text{ V}, I_{OH} = -2.0 \text{ mA}$			

- 1. 2 mA before year 2021 week 07, DC107 on marking
- 2. 3 mA before year 2021 week 07, DC107 on marking
- 3. 5 mA before year 2021 week 07, DC107 on marking
- 4. Characterized only, not tested in production.
- 5. 3 mA before year 2021 week 07, DC107 on marking

DS12179 - Rev 3 page 29/44



**Table 15. AC characteristics** 

Test conditions specified in Table 9 and Table 10								
Cumbal	Alt.	Davamatar	V <sub>CC</sub> ≥	1.8 V	Vcc≥	2.5 V	Unit	
Symbol	Ait.	Parameter	Min.	Max.	Min.	Max.	Unit	
f <sub>C</sub>	f <sub>SCK</sub>	Clock frequency	DC	5	DC	10	MHz	
t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	60	-	30	-	ns	
t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	60	-	30	-	ns	
t <sub>SHSL</sub>	t <sub>CS</sub>	S Deselect time	60	-	40	-	ns	
t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	60	-	30	-	ns	
t <sub>CHSL</sub>	-	S not active hold time	60	-	30	-	ns	
t <sub>CH</sub> <sup>(1)</sup>	t <sub>CLH</sub>	Clock high time	90	-	40	-	ns	
t <sub>CL</sub> <sup>(1)</sup>	t <sub>CLL</sub>	Clock low time	90	-	40	-	ns	
t <sub>CLCH</sub> <sup>(2)</sup>	t <sub>RC</sub>	Clock rise time	-	2	-	2	μs	
t <sub>CHCL</sub> (2)	t <sub>FC</sub>	Clock fall time	-	2	-	2	μs	
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	20	-	10	-	ns	
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	20	-	10	-	ns	
t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	60	-	30	-	ns	
t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	60	-	30	-	ns	
t <sub>CLHL</sub>	-	Clock low set-up time before HOLD active	0	-	0	-	ns	
t <sub>CLHH</sub>	-	Clock low set-up time before HOLD not active	0	-	0	-	ns	
t <sub>SHQZ</sub> (2)	t <sub>DIS</sub>	Output disable time	-	80	-	40	ns	
t <sub>CLQV</sub> (3)	t <sub>V</sub>	Clock low to output valid	-	80	-	40	ns	
t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	0	-	ns	
t <sub>QLQH</sub> (2)	t <sub>RO</sub>	Output rise time	-	80	-	40	ns	
t <sub>QHQL</sub> (2)	t <sub>FO</sub>	Output fall time	-	80	-	40	ns	
t <sub>HHQV</sub>	t <sub>LZ</sub>	HOLD high to output valid	-	80	-	40	ns	
t <sub>HLQZ</sub> (2)	t <sub>HZ</sub>	HOLD low to output high-Z	-	80	-	40	ns	
t <sub>W</sub>	t <sub>WC</sub>	Write time	-	5 <sup>(4)</sup>	-	5 <sup>(4)</sup>	ms	

- 1.  $t_{CH} + t_{CL}$  must never be less than the shortest possible clock period,  $1/f_{C}(max)$
- 2. Characterized only, not tested in production.
- 3.  $t_{CLQV}$  must be compatible with  $t_{CL}$  (clock low time): if  $t_{SU}$  is the Read setup time of the SPI bus master, then  $t_{CL}$  must be equal to or greater than  $t_{CLQV} + t_{SU}$ .
- 4. Write time for LID instruction is 10 ms.

DS12179 - Rev 3 page 30/44

DT01447dV2



Figure 20. Serial input timing




Figure 21. Hold timing





Figure 22. Serial output timing



DT01449gV2

DS12179 - Rev 3




# 10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

# 10.1 SO8N package information

This SO8N is an 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package.

Figure 23. SO8N - Outline



1. Drawing is not to scale.

\_SO8\_ME\_V2

DS12179 - Rev 3 page 32/44



Cumbal	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.750	-	-	0.0689
A1	0.100	-	0.250	0.0039	-	0.0098
A2	1.250	-	-	0.0492	-	-
b	0.280	-	0.480	0.0110	-	0.0189
С	0.170	-	0.230	0.0067	-	0.0091
D <sup>(2)</sup>	4.800	4.900	5.000	0.1890	0.1929	0.1969
E	5.800	6.000	6.200	0.2283	0.2362	0.2441
E1 <sup>(3)</sup>	3.800	3.900	4.000	0.1496	0.1535	0.1575
е	-	1.270	-	-	0.0500	-
h	0.250	-	0.500	0.0098	-	0.0197
k	0°	-	8°	0°	-	8°
L	0.400	-	1.270	0.0157	-	0.0500
L1	-	1.040	-	-	0.0409	-
ccc	-	-	0.100	-	-	0.0039


Table 16, SO8N - Mechanical data

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

Note:

The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash, but including any mismatch between the top and bottom of plastic body. Measurement side for mold flash, protusions or gate burrs is bottom side.

Figure 24. SO8N - Footprint example



SO8N FP VZ

1. Dimensions are expressed in millimeters.

DS12179 - Rev 3 page 33/44



# 10.2 WLCSP8 package information

This WLCSP is a 8-ball, 2,809 x 1,863 mm, wafer level chip scale package.

e3 Orientation Orientation reference e4 reference DETAIL A -X e2 BACKSIDE PROTECTION D e1 G (2X) А3 F TOP VIEW BOTTOM VIEW SIDE VIEW □ eee Z Ż Øb ⊕ Øccc@ZXY Øddd@Z~~ SEATING PLANE DETAIL A

Figure 25. WLCSP8 - Outline with BSC

- 1. Drawing is not to scale.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
- 3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.

E1\_WLCSP8\_4MF9V\_ME\_V1

DS12179 - Rev 3 page 34/44




		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.540	0.580	0.0197	0.0213	0.0228
A1	-	0.190	-	-	0.0075	-
A2	-	0.325	-	-	0.0128	-
A3	-	0.025	-	-	0.0010	-
b <sup>(2)</sup>	-	0.270	-	-	0.0106	-
D	-	2.809	2.829	-	0.1106	0.1114
E	-	1.863	1.883	-	0.0733	0.0741
е	-	1.100	-	-	0.0433	-
e1	-	2.100	-	-	0.0827	-
e2	-	0.500	-	-	0.0197	-
e3	-	1.000	-	-	0.0394	-
e4	-	1.400	-	-	0.0551	_
F	-	0.232	-	-	0.0091	-
G	-	0.355	-	-	0.0140	_
Н	-	0.200	-	-	0.0079	_
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
CCC	-	0.110	-	-	0.0043	-
ddd	-	0.060	-	-	0.0024	-
eee	-	0.060	-	-	0.0024	-

Table 17. WLCSP8 - Mechanical data

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 26. WLCSP8 - Footprint example



1. Dimensions are expressed in millimeters.

E1\_WLCSP8\_4MF9V\_FP\_V1


6P\_TSSOP8\_ME\_V3



# 10.3 TSSOP8 package information

This TSSOP is an 8-lead, 3 x 6.4 mm, 0.65 mm pitch, thin shrink small outline package.

Figure 27. TSSOP8 - Outline



1. Drawing is not to scale.

Table 18. TSSOP8 - Mechanical data

Cumbal	millimeters					
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D <sup>(2)</sup>	2.900	3.000	3.100	0.1142	0.1181	0.1220
е	-	0.650	-	-	0.0256	-
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 <sup>(3)</sup>	4.300	4.400	4.500	0.1693	0.1732	0.1772
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.


DS12179 - Rev 3 page 36/44



Note:

The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash, but including any mismatch between the top and bottom of plastic body. Measurement side for mold flash, protusions or gate burrs is bottom side.

Figure 28. TSSOP8 – Footprint example



6P\_TSSOP8\_FP\_V2

1. Dimensions are expressed in millimeters.

DS12179 - Rev 3 page 37/44



# 11 Ordering information

Table 19. Ordering information scheme



/V = Manufacturing technology code

1. All packages are ECOPACK2 (RoHS-compliant and free of brominated, chlorinated and antimony-oxide flame retardants).

Note:

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

DS12179 - Rev 3 page 38/44



# **Revision history**

Table 20. Document revision history

Date	Revision	Changes
24-Oct-2019	1	Initial release.
22-Feb-2021	2	Features, Section 6.10 Lock ID     Titles in Figure 25. WLCSP8 - Outline with BSC, Table 17. WLCSP8 - Mechanical data and Figure 26. WLCSP8 - Footprint example     Table 14. DC characteristics, Table 15. AC characteristics added sentence at the top of Section 10.2 WLCSP8 package information, note 2,3 and 5 in Table 14. DC characteristics
31-Mar-2023	3	Updated: Figure 4. Block diagram, note 4 of Table 14. DC characteristics, note 2 of Table 15. AC characteristics, Section 10.1 SO8N package information, Section 10.3 TSSOP8 package information, Figure 26. WLCSP8 - Footprint example

DS12179 - Rev 3 page 39/44



# **Contents**

1	Desc	cription		2			
2	Mem	ory org	anization	4			
3	Sign	al desci	ription	5			
	3.1	Serial o	data output (Q)	5			
	3.2	Serial o	data input (D)	5			
	3.3	Serial o	clock (C)	5			
	3.4	Chip se	elect (S)	5			
	3.5	Hold (F	<del>IOLD</del> )	5			
	3.6	Write p	protect (W)	5			
	3.7	V <sub>CC</sub> su	pply voltage	5			
	3.8	V <sub>SS</sub> gro	ound	5			
4	Con	necting	to the SPI bus	6			
	4.1	_	odes				
5	Ope	Operating features8					
	5.1	•	voltage (V <sub>CC</sub> )				
		5.1.1	Operating supply voltage (V <sub>CC</sub> )				
		5.1.2	Device reset				
		5.1.3	Power-up conditions				
		5.1.4	Power-down				
	5.2	Active	power and standby power modes	9			
	5.3	Hold co	ondition	9			
	5.4	Status	register	10			
	5.5	Data pr	rotection and protocol control	10			
6	Instr	uctions	·	11			
	6.1	Write e	nable (WREN)	12			
	6.2	Write d	lisable (WRDI)	13			
	6.3	Read s	status register (RDSR)	14			
		6.3.1	WIP bit	14			
		6.3.2	WEL bit	14			
		6.3.3	BP1, BP0 bits	14			
		6.3.4	SRWD bit	15			
	6.4	Write s	tatus register (WRSR)	16			
	6.5	Read fr	rom memory array (READ)	18			
	6.6	Write to	o memory array (WRITE)	19			



	6.7	Read identification page	21
	6.8	Write identification page	22
	6.9	Read lock status	23
	6.10	Lock ID	24
	6.11	Error correction code (ECC x 4) and write cycling	24
7	Powe	er-up and delivery state	25
	7.1	Power-up state	25
	7.2	Initial delivery state	25
8	Maxi	mum ratings	26
9	DC a	nd AC parameters	27
10	Pack	age information	32
	10.1	SO8N package information	32
	10.2	WLCSP8 package information	34
	10.3	TSSOP8 package information	36
11	Orde	ring information	38
Rev	ision	history	39



# **List of figures**

Figure 1.	Logic diagram	2
Figure 2.	8-pin package connections (top view)	3
Figure 3.	WLCSP connections	3
Figure 4.	Block diagram	4
Figure 5.	Bus master and memory devices on the SPI bus	6
Figure 6.	SPI modes supported	7
Figure 7.	Hold condition activation	9
Figure 8.	Write enable (WREN) sequence	12
Figure 9.	Write disable (WRDI) sequence	13
Figure 10.	Read Status register (RDSR) sequence	14
Figure 11.	Write status register (WRSR) sequence	16
Figure 12.	Read from memory array (READ) sequence	18
Figure 13.	Byte write (WRITE) sequence	19
Figure 14.	Page write (WRITE) sequence	20
Figure 15.	Read identification page sequence	21
Figure 16.	Write identification page sequence	22
Figure 17.	Read lock status sequence	23
Figure 18.	Lock ID sequence	24
Figure 19.	AC measurement I/O waveform	27
Figure 20.	Serial input timing	31
Figure 21.	Hold timing	31
Figure 22.	Serial output timing	31
Figure 23.	SO8N – Outline	32
Figure 24.	SO8N - Footprint example	33
Figure 25.	WLCSP8 - Outline with BSC	34
Figure 26.	WLCSP8 - Footprint example	35
Figure 27.	TSSOP8 – Outline	36
Figure 28.	TSSOP8 – Footprint example	37





# **List of tables**

Table 1.	Signal names	. 4
Table 2.	Signals vs. bump position	. 3
Table 3.	Write-protected block size	10
Table 4.	Instruction set	. 11
Table 5.	Significant bits within the address bytes	. 11
Table 6.	Status register format	. 15
Table 7.	Protection modes	. 17
Table 8.	Absolute maximum ratings	26
Table 9.	Operating conditions (range R)	27
Table 10.	AC measurement conditions	27
Table 11.	Cycling performance by groups of four bytes	28
Table 12.	Memory cell data retention	28
Table 13.	Capacitance	28
Table 14.	DC characteristics	29
Table 15.	AC characteristics	30
Table 16.	SO8N – Mechanical data	33
Table 17.	WLCSP8 - Mechanical data	35
Table 18.	TSSOP8 – Mechanical data	36
Table 19.	Ordering information scheme	38
Table 20.	Document revision history	39



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS12179 - Rev 3 page 44/44