

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese

ົດ

## **FAN7318** LCD Backlight Inverter Drive IC

## Features

- High-Efficiency Single-Stage Power Conversion
- Wide Input Voltage Range: 6V to 30V
- Backlight Lamp Ballast and Soft Dimming
- Minimal External Components Required
- Precision Voltage Reference Trimmed to 2%
- -Half-Bridge Topology

FAIRCHILD

SEMICONDUCTOR

- Soft-Start
- PWM Control at Fixed Frequency
- Analog Dimming Function
- -**Burst Dimming Function**
- -Programmable Striking Frequency
- **Open-Lamp Protection**
- **Open-Lamp Regulation**
- -Short-Lamp Protection
- **CMP-High Protection**
- **FB-High Protection**
- Thermal Shutdown
- 20-Pin SOIC

## Applications

- LCD TV
- LCD Monitor

## **Ordering Information**

## Description

The FAN7318 is a LCD backlight inverter drive IC that controls P-N half-bridge topology.

The FAN7318 provides a low-cost solution and reduces external components by integrating proprietary wave rectifiers for open-lamp protection and regulation. The operating voltage range of the FAN7318 is wide, so an external regulator isn't necessary to supply the voltage to the IC.


The FAN7318 provides various protections, such as open-lamp regulation, open-lamp protection, short-Lamp protection, CMP-high protection, and FB-high protection, to increase the system reliability. The FAN7318 provides burst dimming and analog dimming.


The FAN7318 is available in a 20-SOIC package.



| Part Number  | Operating<br>Temperature | Package  | Packing Method |
|--|--------------------------|--|----------------|
| FAN7318M     -25 to +85°C     20-Lead, Small Outline Integrated Ci |                          | 20 Load Small Outling Integrated Circuit (SOIC)  | Rail           |
|  |                          | 20-Lead, Small Outline Integrated Circuit (SOIC) | Tape & Reel    |

## June 2011





## **Pin Definitions**

| Pin # | Name  | Description  |  |  |
|-------|-------|--|--|--|
| 1     | TIMER | This pin is for protection delay time setting.   |  |  |
| 2     | CMP   | Error amplifier output. Typically, a compensation capacitor is connected to this pin from the ground.  |  |  |
| 3     | ADIM  | This pin is the input for negative analog dimming.   |  |  |
| 4     | СТ    | his pin is for programming the switching frequency. Typically, a capacitor is connected to<br>his pin from ground and a resistor is connected to this pin from the REF pin.  |  |  |
| 5     | REF   | This pin is 5V reference output. Typically, resistors are connected to this pin from the CT pin and the BCT pin.   |  |  |
| 6     | ВСТ   | This pin is for programming the frequency of the burst dimming. Typically, a capacitor is connected to this pin from ground and a resistor is connected to this pin from the REF pin.  |  |  |
| 7     | BDIM  | This pin is the input for negative burst dimming. The voltage range of 0.5 to 2V at this pin controls burst mode duty cycle from 0% to 100%.   |  |  |
| 8     | ENA   | This pin is for turning on/off the IC.   |  |  |
| 9     | GND   | This pin is the ground.  |  |  |
| 10    | OUTB  | This pin is NMOS gate-drive output.  |  |  |
| 11    | OUTA  | This pin is PMOS gate-drive output.  |  |  |
| 12    | VIN   | This pin is the supply voltage of the IC.  |  |  |
| 13    | OLR4  | This pin is for open-lamp regulation. Its functions are the same as the OLR1 pin.  |  |  |
| 14    | OLP4  | This pin is for open-lamp protection and feedback control of lamp currents. Its functions are the same as the OLP1 pin.  |  |  |
| 15    | OLR3  | This pin is for open-lamp regulation. Its functions are the same as the OLR1 pin.  |  |  |
| 16    | OLP3  | This pin is for open-lamp protection and feedback control of lamp currents. Its functions are the same as the OLP1 pin.  |  |  |
| 17    | OLR2  | This pin is for open-lamp regulation. Its functions are the same as the OLR1 pin.  |  |  |
| 18    | OLP2  | This pin is for open-lamp protection and feedback control of lamp currents. Its functions are the same as the OLP1 pin.  |  |  |
| 19    | OLR1  | This pin is for open-lamp regulation and short-lamp protection. It has the same functions as other OLR pins and is connected to the full-wave rectifier internally. When the maximum of rectified OLR inputs is between 1.34V and 2V, the error amplifier output current is limited to 3.2µA; and when the maximum of rectified OLR inputs reaches 2V, the error amplifier output current is 0.4 and its output voltage maintains constant. The maximum of rectified OLR inputs is inputted to the negative of another error amplifier for feedback control of lamp voltage. When the maximum of rectified OLR inputs is more than 2.2V, another error amplifier for OLR is operating and lamp voltage is regulated. In normal mode, if the maximum of rectified OLR inputs is lower than 0.3V for a predetermined time by the TIMER pin capacitor and a interna current source 50µA, the IC shuts down to protect the system in over-voltage condition, short-lamp condition, respectively. |  |  |
| 20    | OLP1  | This pin is for open-lamp protection and feedback control of lamp currents. It has the same functions as other OLP pins and is connected to the half-wave rectifier and the full-wave rectifier internally. In striking mode, if the minimum of rectified OLP inputs is less than 0.7V for a predetermined time by the TIMER pin capacitor and an internal current source or, in normal mode, if the minimum of rectified OLP inputs is less than 0.5V for another predetermined time by the TIMER pin capacitor and another internal current source; the IC shuts down to protect the system in open-lamp condition. The maximum of rectified OLP inputs is inputted to the negative of the error amplifier for feedback control of lamp current.   |  |  |

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol           | Parameter  | Min. | Max. | Unit |
|------------------|--|------|------|------|
| V <sub>IN</sub>  | IC Supply Voltage                                | 6    | 30   | V    |
| T <sub>A</sub>   | Operating Temperature Range                      | -25  | +85  | °C   |
| TJ               | Operating Junction Temperature                   |      | +150 | °C   |
| T <sub>STG</sub> | Storage Temperature Range                        | -65  | +150 | °C   |
| $\theta_{JA}$    | Thermal Resistance Junction-Air <sup>(1,2)</sup> |      | 90   | °C/W |
| PD               | Power Dissipation                                |      | 1.4  | W    |

Notes:

1. Thermal resistance test board; size: 76.2mm x 114.3mm x 1.6mm (1S0P); JEDEC standard: JESD51-2, JESD51-3.

2. Assume no ambient airflow.

### Pin Breakdown Voltage

| Pin # | Name  | Value | Unit |
|-------|-------|-------|------|
| 1     | TIMER | 7     |      |
| 2     | CMP   | 7     |      |
| 3     | ADIM  | 7     |      |
| 4     | СТ    | 7     |      |
| 5     | REF   | 7     |      |
| 6     | BCT   | 7     |      |
| 7     | BDIM  | 7     |      |
| 8     | ENA   | 7     |      |
| 9     | GND   |       |      |
| 10    | OUTB  | 10    | V    |
| 11    | OUTA  | 30    | V    |
| 12    | VIN   | 30    |      |
| 13    | OLR4  | ±7    |      |
| 14    | OLP4  | ±7    |      |
| 15    | OLR3  | ±7    |      |
| 16    | OLP3  | ±7    |      |
| 17    | OLR2  | ±7    |      |
| 18    | OLP2  | ±7    |      |
| 19    | OLR1  | ±7    |      |
| 20    | OLP1  | ±7    |      |

## **Electrical Characteristics**

For typical values,  $T_A$ =25°C,  $V_{IN}$ =15V, and -25°C  $\leq T_A \leq$  85°C, unless otherwise specified. Specifications to -25°C ~ 85°C are guaranteed by design based on final characterization results.

| Symbol             | Parameter                             | Test Conditions                            | Min.  | Тур.  | Max.  | Unit |  |
|--------------------|---------------------------------------|--|-------|-------|-------|------|--|
| Under-Volta        | age Lockout Section (UVLO)            |  |       |       |       |      |  |
| V <sub>th</sub>    | Start Threshold Voltage               | Increase V <sub>IN</sub>                   | 4.9   | 5.2   | 5.5   | V    |  |
| $V_{\text{thhys}}$ | Start Threshold Voltage Hysteresis    | Decrease V <sub>IN</sub>                   | 0.20  | 0.45  | 0.60  | V    |  |
| I <sub>st</sub>    | Startup Current                       | V <sub>IN</sub> =4.5V                      | 10    | 70    | 100   | μA   |  |
| I <sub>op</sub>    | Operating Supply Current              | V <sub>IN</sub> =15V, Not Switching        | 0.5   | 2.0   | 3.5   | mA   |  |
| ON/OFF Se          | ction                                 |  |       | •     |       |      |  |
| V <sub>on</sub>    | On-State Input Voltage                |  | 1.4   |       | 5.0   | V    |  |
| V <sub>off</sub>   | Off-State Input Voltage               |  |       |       | 0.7   | V    |  |
| I <sub>sb</sub>    | Standby Current                       | ENA=0V                                     | 50    | 120   | 190   | μA   |  |
| R <sub>ENA</sub>   | Pull-Down Resistor                    | ENA=2V                                     | 120   | 200   | 280   | kΩ   |  |
| Reference S        | Section (Recommend 1µF X7R Capacit    | tor)                                       |       | •     |       |      |  |
| $V_5$              | 5V Regulation Voltage                 |  | 4.9   | 5.0   | 5.1   | V    |  |
| V <sub>5line</sub> | 5V Line Regulation                    | $6 \leq V_{IN} \leq 30 V$                  |       | 4     | 50    | mV   |  |
| $V_{5load}$        | 5V Load Regulation                    | $10\mu A \leq I_5 \leq 3mA$                |       | 4     | 50    | mV   |  |
| Oscillator S       | Section (Main)                        |  |       |       | •     |      |  |
| f <sub>osc</sub>   | Oscillation Frequency                 | $T_A=25^{\circ}C, CT=220pF, RT=100k\Omega$ | 101.3 | 105.0 | 108.3 | kHz  |  |
|                    |                                       | CT=220pF, RT=100kΩ                         | 101   | 105   | 109   | 1    |  |
| f <sub>str</sub>   | Oscillator Frequency in Striking Mode | $T_A=25^{\circ}C, CT=220pF, RT=100k\Omega$ | 127.5 | 132.0 | 136.5 | kHz  |  |
|                    |                                       | CT=20pF, RT=100kΩ                          | 127   | 132   | 137   |      |  |
| I <sub>ctdcs</sub> | CT Discharge Current                  | Striking                                   | 1.03  | 1.18  | 1.33  | mA   |  |
| I <sub>ctdc</sub>  | - CT Discharge Current                | Normal                                     | 770   | 870   | 970   | μA   |  |
| I <sub>ctcs</sub>  | CT Charge Current                     | Striking                                   | -15   | -12   | -9    | μA   |  |
| V <sub>cth</sub>   | CT High Voltage                       |  |       | 2     |       | V    |  |
| V <sub>ctl</sub>   | CT Low Voltage                        |  |       | 0.45  |       | V    |  |
| Oscillator S       | Section (Burst)                       |  |       |       |       |      |  |
| f <sub>oscb</sub>  | Burst Oscillation Frequency           | $T_A$ =25°C, BCT=4.7nF,<br>BRT=1.4MΩ       | 324   | 333   | 345   | Hz   |  |
| 0000               |                                       | BCT=4.7nF,<br>BRT=1.4MΩ                    | 320   | 333   | 346   |      |  |
| Ibctdc             | BCT Discharge current                 |  | 20    | 26    | 32    | μA   |  |
| V <sub>bcth</sub>  | BCT High Voltage                      |  |       | 2     |       | V    |  |
| V <sub>bctl</sub>  | BCT Low Voltage                       |  |       | 0.5   |       | V    |  |

## Electrical Characteristics (Continued)

For typical values,  $T_A$ =25°C,  $V_{IN}$ =15V, and -25°C  $\leq T_A \leq$  85°C, unless otherwise specified. Specifications to -25°C ~ 85°C are guaranteed by design based on final characterization results.

| Symbol             | Parameter                                | Test Conditions               | Min.  | Тур.  | Max.  | Unit |
|--------------------|--|-------------------------------|-------|-------|-------|------|
| Analog Dim         | ming Section                             |                               |       | •     |       |      |
|                    |  | ADIM=0V, T <sub>A</sub> =25°C | 1.225 | 1.310 | 1.402 |      |
| A. ). (            |  | ADIM=0V                       | 1.212 | 1.310 | 1.408 |      |
| AV <sub>rexx</sub> | Reference Voltage                        | ADIM=0.5V                     |       | 1.16  |       | V    |
|                    |  | ADIM=1.0V                     |       | 0.99  |       |      |
| Error Amplif       | fier Section                             |                               |       | •     |       |      |
| I <sub>sin</sub>   | Output Sink Current                      | OLP=2.5V, ADIM=2.5V           | 63    | 76    | 94    | μA   |
| I <sub>sur1</sub>  | Output Source Current 1                  | OLP=0V, ADIM=0V               | -65   | -50   | -35   | μA   |
| I <sub>sur2</sub>  | Output Source Current 2                  | CMP=3V                        | -1.7  | -1.3  | -0.9  | μA   |
| I <sub>bsin</sub>  | Burst CMP Sink Current                   | BDIM=5V, BCT=0V               | 41    | 52    | 63    | μA   |
| I <sub>olpi</sub>  | OLP Input Current                        | OLP=2V                        |       | 0     |       | μA   |
| I <sub>olpo</sub>  | OLP Output Current                       | OLP=-2V                       | -30   | -20   | -10   | μA   |
|                    | Rectifiers Output of OLP                 | OLP=0.3V                      |       | 0.31  |       | V    |
| V <sub>lpfx</sub>  |  | OLP=1.5V                      |       | 1.5   |       | V    |
| Volpr              | OLP Input Voltage Range <sup>(3)</sup>   |                               | -4    |       | 4     | V    |
| Open-Lamp          | Regulation Section                       |                               | 1     |       |       |      |
| I <sub>olr1</sub>  | Error Amplifier Source Current for       | Striking, OLR=1.6V            | -4.0  | -3.4  | -2.9  | μA   |
| I <sub>olr2</sub>  | Open-Lamp Regulation                     | OLR Sweep                     |       | 0     |       | μA   |
| V <sub>olr1</sub>  | Open-Lamp Regulation Voltage 1           | OLR Sweep                     | 1.24  | 1.34  | 1.44  | V    |
| V <sub>olr2</sub>  | Open-Lamp Regulation Voltage 2           | Striking, OLR Sweep           | 1.88  | 1.98  | 2.08  | V    |
| V <sub>olr3</sub>  | Open-Lamp Regulation Voltage 3           |                               | 2.1   | 2.2   | 2.3   | V    |
| G <sub>mOLR</sub>  | OLR Error Amplifier<br>Trans-conductance |                               | 180   | 310   | 440   | µmho |
| l <sub>ors</sub>   | OLR Error Amplifier Sink Current         | Normal, OLR=2.5V              | 50    | 70    | 90    | μA   |
| I <sub>olri</sub>  | OLR Input Current                        | OLR=2.5V                      |       | 0     | /-    | μA   |
| l <sub>olro</sub>  | OLR Output Current                       | OLR=-2.5V                     | -35   | -25   | -15   | μA   |
| Volrr              | OLR Input Voltage Range <sup>(3)</sup>   |                               | -4    |       | 4     | V    |

Note:

3. These parameters, although guaranteed, are not 100% tested in production.

## Electrical Characteristics (Continued)


For typical values,  $T_A$ =25°C,  $V_{IN}$ =15V, and -25°C  $\leq T_A \leq$  85°C, unless otherwise specified. Specifications to -25°C ~ 85°C are guaranteed by design based on final characterization results.


| Symbol             | Parameter                                     | Test Conditions          | Min.                 | Тур.                 | Max.                 | Unit |
|--------------------|---|--------------------------|----------------------|----------------------|----------------------|------|
| Protection \$      | Section                                       |                          |                      |                      | 11                   |      |
| V <sub>olp0</sub>  | Open-Lamp Protection Voltage 0 <sup>(4)</sup> | Striking                 | 0.65                 | 0.70                 | 0.75                 | V    |
| V <sub>olp1</sub>  | Open-Lamp Protection Voltage 1                | Sweep OLP                | 0.42                 | 0.49                 | 0.56                 | V    |
| V <sub>cmpr</sub>  | CMP-High Protection Voltage                   | Sweep CMP                | 3.4                  | 3.5                  | 3.6                  | V    |
| $V_{hfbp}$         | High-FB Protection Voltage <sup>(4)</sup>     |                          | 3.4                  | 3.5                  | 3.6                  | V    |
| $V_{\text{slp}}$   | Short-Lamp Protection Voltage                 | Sweep TIMER              | 0.22                 | 0.30                 | 0.38                 | V    |
| V <sub>tmr1</sub>  | Timer Threshold Voltage 1                     | Striking, Sweep TIMER    | 2.87                 | 3.02                 | 3.17                 | V    |
| V <sub>tmr2</sub>  | Timer Threshold Voltage 2                     | Sweep TIMER              | 1.0                  | 1.1                  | 1.2                  | V    |
| I <sub>tmr1</sub>  | Timer Current 1                               | OLP=0V                   | 1.7                  | 2.1                  | 2.5                  | μA   |
| I <sub>tmr2</sub>  | Timer Current 2                               | OLR=1.8V                 | 40                   | 50                   | 60                   | μA   |
| TSD                | Thermal Shutdown <sup>(4)</sup>               |                          |                      | 150                  |                      | °C   |
| Vovp               | Over-Voltage Protection Voltage               | Sweep OLR                | 1.24                 | 1.34                 | 1.44                 | V    |
| dcr                | ENA2.3V OLP Disable/Enable Change Voltage     |                          | 2.1                  | 2.3                  | 2.5                  | V    |
| Output Sec         | tion  |                          |                      |                      |                      |      |
| $V_{pdhv}$         | PMOS Gate High Voltage <sup>(4)</sup>         | V <sub>IN</sub> =15V     |                      | VIN                  |                      | V    |
| $V_{\text{phlv}}$  | PMOS Gate Low Voltage                         | V <sub>IN</sub> =15V     | V <sub>IN</sub> -9.5 | V <sub>IN</sub> -8.5 | V <sub>IN</sub> -7.0 | V    |
| $V_{ndhv}$         | NMOS Gate High Voltage                        | V <sub>IN</sub> =15V     | 8.0                  | 9.0                  | 10.5                 | V    |
| V <sub>ndlv</sub>  | NMOS Gate Low Voltage <sup>(4)</sup>          | V <sub>IN</sub> =15V     |                      | 0                    |                      | V    |
| $V_{\text{puv}}$   | PMOS Gate Voltage with UVLO<br>Activated      | V <sub>IN</sub> =4.5V    | V <sub>IN</sub> -0.3 |                      |                      | V    |
| V <sub>nuv</sub>   | NMOS Gate Voltage with UVLO<br>Activated      | V <sub>IN</sub> =4.5V    |                      |                      | 0.3                  | V    |
| I <sub>pdsur</sub> | PMOS Gate Drive Source Current <sup>(4)</sup> | V <sub>IN</sub> =15V     |                      | -300                 |                      | mA   |
| I <sub>pdsin</sub> | PMOS Gate Drive Sink Current <sup>(4)</sup>   | V <sub>IN</sub> =15V     |                      | 400                  |                      | mA   |
| Indsur             | NMOS Gate Drive Source Current <sup>(4)</sup> | V <sub>IN</sub> =15V     |                      | 300                  |                      | mA   |
| I <sub>ndsin</sub> | NMOS Gate Drive Sink Current <sup>(4)</sup>   | V <sub>IN</sub> =15V     | 1                    | -400                 |                      | mA   |
| Maximum /          | Minimum Duty Cycle                            |                          |                      |                      |                      |      |
| DC <sub>MIN</sub>  | Minimum Duty Cycle <sup>(4)</sup>             | f <sub>osc</sub> =100kHz |                      | 0                    |                      | %    |
| DC <sub>MAX</sub>  | Maximum Duty Cycle <sup>(4)</sup>             | f <sub>osc</sub> =100kHz | 45                   |                      | 49                   | %    |

#### Note:

4. These Parameters, although guaranteed, are not 100% tested in production.

## **Typical Performance Characteristics**









Figure 5. Startup Current vs. Temperature






Figure 4. Start Threshold Voltage Hysteresis vs. Temperature








Figure 6. Operating Current vs. Temperature

















### **Functional Description**

**UVLO:** The under-voltage lockout (UVLO) circuit guarantees the stable operation of the IC's control circuit by stopping and starting it as a function of the V<sub>IN</sub> value. The UVLO circuit turns on the control circuit when V<sub>IN</sub> exceeds 5.2V. When V<sub>IN</sub> is lower than 4.75V, the IC startup current is less than 100 $\mu$ A.

**ENA:** Applying voltage higher than 1.3V to the ENA pin enables the IC. Applying voltage lower than 0.7V to the ENA pin disables the IC. In terms of the protections, applying voltage higher than 2.5V to the ENA pin disables OLP and SLP. Applying voltage lower than 2.1V to the ENA pin enables the OLP and the SLP.

**Main Oscillator:** In normal mode, the external timing capacitor (CT) is charged by the current flowing from the reference voltage source, which is formed by the timing resistor (RT) and the timing capacitor (CT). The sawtooth waveform charges up to 2V. Once CT voltage reaches 2V, the CT begins discharging down to 0.45V. Next, the CT starts charging again and a new switching cycle begins, as shown in Figure 36. The main frequency is programmed by adjusting the RT and CT value. The main frequency is calculated as:




Figure 36. Main Oscillator Circuit

In striking mode, the external timing capacitor (CT) is charged by the current flowing from the reference voltage source and  $12\mu$ A current source, which increases the frequency. If the product of RT and CT value is constant, the striking frequency is depending on CT and is calculated as:

$$f_{str} = \frac{1}{RT \cdot CT \cdot ln \begin{pmatrix} 13.65 + (3l_1 - 4.55l_2)RT \\ -l_1 \cdot l_2 \cdot RT^2 \\ 13.65 + (4.55l_1 - 3l_2)RT \\ -l_1 \cdot l_2 \cdot RT^2 \end{pmatrix}} \begin{bmatrix} Hz \end{bmatrix}$$
(2)

**Burst Dimming Oscillator:** The burst dimming timing capacitor (BCT) is charged by the current flowing from the reference voltage source, which is formed by the burst dimming timing resistor (BRT) and the burst dimming timing capacitor (BCT). The sawtooth waveform charges up to 2V. Once the BCT voltage reaches 2V, the capacitor begins discharging down to 0.5V. Next, the BCT starts charging again and a new burst dimming cycle begins, as shown in Figure 37. The burst dimming frequency is programmed by adjusting the BCT and BRT values. The burst dimming frequency is calculated as:

$$f_{OSCB} = \frac{1}{BRT \cdot BCT \cdot In \left(\frac{0.039 \cdot BRT - 4500}{0.026 \cdot BRT - 4500}\right)} [Hz] (3)$$

To avoid visible flicker, the burst dimming frequency should be greater than 120Hz.





Figure 37. Burst Dimming Oscillator Circuit

**Analog Dimming:** For analog dimming, the lamp intensity is controlled with the external dimming signal (V<sub>ADIM</sub>) and resistors. Figure 38 shows how to implement an analog dimming circuit.



#### Figure 38. Analog Implementation Circuit

© 2009 Fairchild Semiconductor Corporation FAN7318 • 1.0.2

In full brightness, the maximum rms value of the lamp current is calculated as:

$$i_{ms}^{\max} = V_{ref\_max} \frac{\pi}{2\sqrt{2}R_{s1}} [A]$$
(4)

The lamp intensity is inversely proportional to  $V_{\text{ADIM}}$ . As  $V_{\text{ADIM}}$  increases, the lamp intensity decreases and the rms value of the lamp current is calculated as:

$$i_{ms}^{\max} = V_{ref} \frac{\pi}{2\sqrt{2}R_s} [A]$$

$$V_{ref} = V_{ref\_max} - 0.30V_{ADIM} [A]$$
(5)

Figure 39 shows the lamp current waveform vs.  $V_{\text{ADIM}}$  in an analog dimming mode.




Figure 39. Analog Dimming Waveforms

**Burst Dimming:** Lamp intensity is controlled with the BDIM signal over a wide range. When BDIM voltage is lower than BCT voltage, the lamp current is turned on; 0V on BDIM commands full brightness. The duty cycle of the PWM pulse determines the lamp brightness. The lamp intensity is inversely proportional to BDIM voltage. As BDIM voltage increases, the lamp intensity decreases. Figure 40 shows the lamp current waveform vs. DIM in negative burst dimming mode.






Figure 40. Burst Dimming Waveforms

Burst dimming can be implemented, not only DC voltage, but also using PWM pulse as the BDIM signal. Figure 41 shows how to implement burst dimming using PWM pulse as BDIM signal.



#### Figure 41. Burst Dimming Implementation Circuit Using an External Pulse

Figure 42 shows the lamp current waveform vs. an external pulse in negative burst dimming mode.



## Figure 42. Burst Dimming Waveform Using an External Pulse

During striking mode, burst dimming operation is disabled to guarantee continuous striking time. Figure 43 shows burst dimming disabled during striking mode.




Figure 43. Burst Dimming During Striking Mode

**Soft-Start:** A soft-start circuit ensures a gradual increase in the input and output power. FAN7318 has no soft-start pin, but provides soft-start function using the second BCT waveform. The second BCT waveform limits CMP voltage at initial operation, so lamp current increases gradually.






Figure 44. Soft-Start in Normal Mode



**Output Drives:** FAN7318 is designed to drive P-N halfbridge MOSFETs with symmetric duty cycle. FAN7318 can drive P-MOSFET directly without a level-shift capacitor and a Zener diode. A fixed dead time of 500ns is introduced between two outputs at maximum duty cycle, as shown in Figure 46.




Lamp Current Feedback Circuit: FAN7318 has four OLP pins for lamp current feedback and protections. The inputs of four OLP pins are connected to the internal half-wave and full-wave rectifier circuits. The half-wave rectified signals of four OLP inputs are connected the maximum detector circuit. The full-wave rectified signals of four OLP inputs are connected to the minimum detector circuit.

The two inputs among the inputs of four OLP pins should be inverse phase with the other two inputs. If not, FB-High protection may be triggered.

Lamp Voltage Feedback Circuit: FAN7318 has four OLR pins for lamp voltage feedback and protections. The inputs of four OLR pins are connected to the internal full-wave rectifier circuit. The full-wave rectified signals of four OLR inputs are connected to the maximum detector circuit for lamp voltage feedback and protections. Furthermore, they are connected to the minimum detector circuit for protections.

**Protections:** The FAN7318 provides the following latchmode protections: Open-Lamp Regulation (OLR), Open-Lamp Protection (OLP), Short-Lamp Protection (SLP), CMP-High Protection, FB-High Protection, and Thermal Shutdown (TSD). The latch is reset when V<sub>IN</sub> falls to the UVLO voltage or ENA is pulled down to GND.

The protection delay time can be adjusted by a capacitor between the TIMER pin and GND.



#### Figure 47. Protection Timing Delay

Assume that the TIMER pin capacitor is 1µF.

The striking time is calculated as:

$$t_{strike} = \frac{C\Delta V_{str}}{I_{sur1}} = \frac{1\mu F \bullet 3V}{2\mu A} = 1.5s$$
(6)

The OVP and SLP delay time are calculated as:

$$t_{OVP\_SLP} = \frac{C\Delta V_{nor}}{I_{sur2}} = \frac{1\mu F \bullet 1V}{50\mu A} = 20ms$$
(7)

The CMP high protection and OLP delay time are calculated as:

$$t_{OLP\_CMPH} = \frac{C\Delta V_{nor}}{I_{sur1}} = \frac{1\mu F \bullet 1V}{2\mu A} = 500ms \tag{8}$$

**Open-Lamp Regulation:** When the maximum of the rectified OLR input voltages ( $V_{OLR}^{max}$ ) is more than 2V, the IC enters regulation mode and controls CMP voltage. The IC limits the lamp voltage by decreasing CMP source current. If  $V_{OLR}^{max}$  is between 1.34V and 2V, CMP source current decreases to 3.2µA. Then, if  $V_{OLR}^{max}$  reaches 2V, CMP source current decreases to 0µA, so the CMP voltage remains constant and the lamp voltage also remains constant, as shown in Figure 48.




Figure 48. Open-Lamp Regulation in Striking Mode

Finally, if  $V_{OLR}^{max}$  is more than 2.2V, the error amplifier for OLR is operating and CMP sink current increases, so CMP voltage decreases and the lamp voltage maintains the determined value, as shown in Figure 49.




Figure 49. 2.2V Open-Lamp Regulation

**Over-Voltage Protection:** In normal mode, while  $V_{OLR}^{max}$  is higher than 1.34V, the TIMER pin capacitor is charged by an internal current source of 50µA. Once the TIMER reaches 1V, the IC enters shutdown, as shown in Figure 50. This protection is disabled in striking mode to ignite lamps reliably.




Figure 50. Over-Voltage Protection in Normal Mode

In burst dimming mode, while  $V_{OLR}^{max}$  is higher than 1.34V, burst dimming is disabled, so that the TIMER pin capacitor is charged continuously by an internal current source of 50µA. Once the TIMER reaches 1V, the IC enters shutdown, as shown in Figure 51.




Figure 51. Over-Voltage Protection in Burst Dimming Mode

**Open-Lamp Protection:** If the minimum of the rectified OLP voltages ( $V_{\text{OLP}}^{\text{min}}$ ) is less than 0.7V during initial operation, the IC operates in striking mode for a time predetermined by the TIMER pin capacitor and an internal current source, 2µA, as shown in Figure 52.




Figure 52. Open-Lamp Protection in Striking Mode

The IC starts operating in striking mode and remains in striking mode until four pulses of  $V_{OLP}^{min}$  higher than 0.7V occur. If more than four pulses, the IC changes from striking mode into normal mode, as shown in Figure 53.




Figure 53. Mode Change from Striking to Normal

After ignition, if  $V_{\text{OLP}}^{\text{min}}$  is less than 0.5V for a time predetermined by the TIMER pin capacitor and an internal current source,  $2\mu A$  in normal mode, the IC is shut down, as shown in Figure 54.





Figure 54. Open-Lamp Protection in Normal Mode

In burst dimming mode, if  $V_{OLP}^{min}$  is less than 0.5V for another time predetermined by the TIMER pin capacitor and an internal current source, 2µA, the IC is shut down, as shown in Figure 55. The open-lamp protection delay in burst dimming mode is shorter than in full-brightness because short-lamp condition is detected at rising interval of lamp voltage in burst dimming, then another internal current source is turned on during the interval.



#### Figure 55. Open-Lamp Protection in Burst Dimming Mode

Applying voltage lower than 2.1V to the ENA pin enables OLP. Applying voltage higher than 2.5V to the ENA pin disables OLP and is called as DCR mode. Regardless of DCR mode, OLP is enabled in striking mode.




Figure 56. Open-Lamp Protection Disable in DCR Mode

**Short-Lamp Protection:** If the minimum of the rectified OLR voltages ( $V_{OLR}^{min}$ ) is less than 0.3V for a time predetermined by the TIMER pin capacitor and a internal current source of 50µA in normal mode, the IC is shut down, as shown in Figure 57. This protection is disabled in striking mode to ignite lamps reliably.




Figure 57. Short-Lamp Protection in Normal Mode

In burst dimming mode, if  $V_{OLR}^{min}$  is less than 0.3V for a time predetermined by the TIMER pin capacitor and a internal current source of 50µA turned on only burst dimming on time, the IC is shut down, as shown in Figure 58. SLP protection delay changes, depending on burst dimming on duty ratio.





Figure 58. Short-Lamp Protection in Burst Dimming Mode

Applying voltage higher than 2.5V to the ENA pin disables SLP. Applying voltage lower than 2.1V to the ENA pin enables SLP.



Mode

**CMP-High Protection:** If CMP is more than 3.5V for a time predetermined by the TIMER pin capacitor and a internal current source of  $50\mu$ A in normal mode, the IC is shut down, as shown in Figure 60.




Figure 60. CMP-High Protection

This protection is disabled by a pull-down resistor (a few M $\Omega$ ) between CMP and GND. If CMP voltage reaches 2.5V, CMP source current decreases to 2 $\mu$ A. Determine a pull down resistor value such that the whole of this current can flow through the resistor. If so, CMP-High protection can be disabled, as shown Figure 61. This protection is disabled in striking mode to ignite the lamps reliably.




Figure 61. CMP-High Protection Disable by a Pull-Down Resistor

**High-FB Protection:** If the minimum of the rectified OLP voltages( $V_{OLP}^{max}$ ) is more than 3.5V, the counter starts counting eight rectified OLP pulses in normal mode, then the IC enters shutdown, as shown in Figure 62. This counter is reset by detecting the positive edge of BCT. This protection is disabled in striking mode to ignite the lamps reliably.




Figure 62. FB-High Protection


**Thermal Shutdown:** The IC provides the function to detect the abnormal over-temperature. If the IC temperature exceeds approximately 150°C, the thermal shutdown triggers.


## Typical Application Circuit (LCD Backlight Inverter)


| Application         | Device  | Input Voltage Range | Number of Lamps |  |
|---------------------|---------|---------------------|-----------------|--|
| 22-Inch LCD Monitor | FAN7318 | 15V±10%             | 4               |  |

### 1. Features

- High-Efficiency Single-Stage Power Conversion
- P-N Half-Bridge Topology
- Reduces Required External Components
- Enhanced System Reliability through Protection Functions







FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized listributors.


#### PRODUCT STATUS DEFINITIONS

| Definition of Terms      |                          |  |  |  |  |
|--------------------------|--------------------------|--|--|--|--|
| Datasheet Identification | Product Status           | Definition   |  |  |  |
| Advance Information      | Formative /<br>In Design | Datasheet contains the design specifications for product development. Specifications may change<br>in any manner without notice.   |  |  |  |
| Preliminary              | First Production         | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild<br>Semiconductor reserves the right to make changes at any time without notice to improve design. |  |  |  |
| No Identification Needed | Full Production          | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make<br>changes at any time without notice to improve the design.   |  |  |  |
| Obsolete                 | Not In Production        | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.<br>The datasheet is for reference information only.  |  |  |  |

AN7318

**Backlight Inverter Drive** 

0



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC