
SCBS069H - JULY 1991 - REVISED MAY 2004


- Typical V_{OLP} (Output Ground Bounce) <1 V at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Ioff Supports Partial-Power-Down Mode Operation

SN54ABT646A...JT OR W PACKAGE SN74ABT646A...DB, DGV, DW, NS, NT, OR PW PACKAGE (TOP VIEW)



- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54ABT646A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646A devices.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – NT	Tube	SN74ABT646ANT	SN74ABT646ANT
	2010 DW	Tube	SN74ABT646ADW	ADT040A
	SOIC – DW	Tape and reel	SN74ABT646ADWR	ABT646A
4000 / 0500	SOP - NS	Tape and reel	SN74ABT646ANSR	ABT646A
-40°C to 85°C	SSOP - DB	Tape and reel	SN74ABT646ADBR	AB646A
	TOOOD DW	Tube	SN74ABT646APW	AD040A
	TSSOP – PW	Tape and reel	SN74ABT646APWR	AB646A
	TVSOP - DGV	Tape and reel	SN74ABT646ADGVR	AB646A
	CDIP – JT	Tube	SNJ54ABT646AJT	SNJ54ABT646AJT
–55°C to 125°C	CFP – W	Tube	SNJ54ABT646AW	SNJ54ABT646AW
	LCCC - FK	Tube	SNJ54ABT646AFK	SNJ54ABT646AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS069H - JULY 1991 - REVISED MAY 2004

description/ordering information(continued)

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.


When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



SCBS069H - JULY 1991 - REVISED MAY 2004



Pin numbers shown are for the DB, DGV, DW, JT, NS, NT, PW, and W packages.

Figure 1. Bus-Management Functions




FUNCTION TABLE

		INP	UTS			DATA	A I/Os	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Χ	Х	Χ	Input	Unspecified [†]	Store A, B unspecified [†]
Х	X	Х	\uparrow	X	Χ	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	1	1	Х	Χ	Input	Input	Store A and B data
Н	X	H or L	H or L	X	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Χ	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	X	Н	Output	Input	Stored B data to A bus
L	Н	Х	Χ	L	Χ	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

[†] The data-output functions can be enabled or disabled by various signals at \overline{OE} and DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, JT, NS, NT, PW, and W packages.



SCBS069H - JULY 1991 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –	-0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1) –	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO0.	.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT646A	
SN74ABT646A	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 2): DB package	
(see Note 2): DGV package	86°C/W
(see Note 2): DW package	46°C/W
(see Note 2): NS package	65°C/W
(see Note 3): NT package	67°C/W
(see Note 2): PW package	88°C/W
Storage temperature range, T _{stq} 65	°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-3.

recommended operating conditions (see Note 4)

		SN54AB	T646A	SN74AB	T646A	LINUT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		8.0	V
VI	Input voltage	0	VCC	0	VCC	V
loh	High-level output current		-24		-32	mA
loL	Low-level output current		48		64	mA
Δt/Δν	Input transition rise or fall rate		5		5	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS069H - JULY 1991 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				Т	A = 25°C	;	SN54AB	T646A	SN74AB	T646A	
PA	ARAMETER	TEST COI	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V 45V	$I_{OH} = -24 \text{ mA}$	2			2				V
		V _{CC} = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
.,		V 45V	I _{OL} = 48 mA			0.55		0.55			V
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
V _{hys}					100						mV
	Control inputs	V 55V.V	V CND			±1		±1		±1	^
ij	A or B ports	$V_{CC} = 5.5 \text{ V}, V_{I} =$	ACC of GMD			±100		±100		±100	μΑ
I _{OZH}	‡	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			10§		10§		10§	μΑ
l _{OZL} ‡		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$			-10§		-10§		-10§	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V _C C = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
Io¶		V _C C = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			250		250		250	μΑ
ICC		$I_{O} = 0$,	Outputs low			30		30		30	mA
	$V_I = V_{CC}$ or GNE		Outputs disabled			250		250		250	μΑ
∆lcc [#]	<i>‡</i>	V _{CC} = 5.5 V, One Other inputs at V _C				1.5		1.5		1.5	mA
Ci	Control inputs	V _I = 2.5 V or 0.5 V		7						pF	
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.5$	V		12						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AE	3T646A		
		V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
t _W	Pulse duration, CLK high or low	4		4		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3.5		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	1.5		1.5		ns



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] This data-sheet limit may vary among suppliers.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SCBS069H - JULY 1991 - REVISED MAY 2004

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN74AI	3T646A		
		V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX]		<u> </u>
fclock	Clock frequency		125		125	MHz
t _W	Pulse duration, CLK high or low	4		4		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)

				SN5	4ABT64	I6A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V 4 = 25°C		MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			125			125		MHz
^t PLH	CLIVDA au CLIVAD	A av D	2.2	4	5.1	2.2	6.7	
t _{PHL}	CLKBA or CLKAB	A or B	1.7	4	5.1	1.2	6.7	ns
^t PLH	A - :: B	D A	1.5	3	4.3	1.5	5	
t _{PHL}	A or B	B or A	1.5	3.3	4.6	1.5	5.6	ns
^t PLH	040 004	D on A	1.5	4	5.7	1.5	7.8	
t _{PHL}	SAB or SBA†	B or A	1.5	3.6	4.9	1.5	6.2	ns
^t PZH	 OE	A D	1.5	4.3	5.3	1.5	7	
t _{PZL}	OE OE	A or B	3	5.8	8	3	10.5	ns
^t PHZ	ŌĒ	A D	1.5	3.5	5.8	1	7.3	
tPLZ	OE OE	A or B	1.5	3	4	1.5	5.7	ns
^t PZH	DID	A D	1.5	4.5	5.7	1.5	7.3	
^t PZL	DIR	A or B	2.5	6.5	9	2.5	11	ns
^t PHZ	DIR	A or B	1.5	3.8	6.5	1	9	nc
t _{PLZ}	DIK	AUIB	1.5	3.8	4.7	1.2	6.7	ns

[†]These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SCBS069H - JULY 1991 - REVISED MAY 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)


				SN7	4ABT64	I6A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 \ A = 25°C		MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			125			125		MHz
^t PLH	CLIVDA en CLIVAD	A on D	2.2	4	5.1	2.2	5.6	
^t PHL	CLKBA or CLKAB	A or B	1.7	4	5.1	1.7	5.6	ns
^t PLH	A D	D A	1.5	3	4.3	1.5	4.8	
^t PHL	A or B	B or A	1.5	3.3	4.6	1.5	5.4	ns
^t PLH	040 004	D A	1.5	4	5.1	1.5	6.5	
^t PHL	SAB or SBA†	B or A	1.5	3.6	4.9	1.5	5.9	ns
^t PZH			1.5	4.3	5.3	1.5	6.3	
t _{PZL}	ŌĒ	A or B	3	5.8	7.4	3	8.8	ns
^t PHZ			1.5	3.5	4.5	1.5	5	
t _{PLZ}	ŌĒ	A or B	1.5	3	4	1.5	4.5	ns
^t PZH	515		1.5	4.5	5.7	1.5	6.7	
^t PZL	DIR	A or B	2.5	6.5	9	2.5	9.5	ns
^t PHZ	DID	A or D	1.5	3.8	5	1.5	5.7	
t _{PLZ}	DIR	A or B	1.5	3.8	4.7	1.5	6	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS069H - JULY 1991 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9457702Q3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9457702Q3A SNJ54ABT 646AFK	Samples
5962-9457702QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9457702QL A SNJ54ABT646AJT	Samples
SN74ABT646ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646A	Samples
SN74ABT646ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646A	Samples
SN74ABT646ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646A	Samples
SN74ABT646ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646A	Samples
SN74ABT646ANSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646A	Samples
SN74ABT646APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646A	Samples
SNJ54ABT646AFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9457702Q3A SNJ54ABT 646AFK	Samples
SNJ54ABT646AJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9457702QL A SNJ54ABT646AJT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



17-Mar-2017

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT646A, SN74ABT646A:

Catalog: SN74ABT646A

Military: SN54ABT646A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Mar-2016

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT646ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74ABT646ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74ABT646ANSR	SO	NS	24	2000	330.0	24.4	8.3	15.4	2.6	12.0	24.0	Q1

www.ti.com 7-Mar-2016



*All dimensions are nominal

7 till difficilities die Freshmilds							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT646ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74ABT646ADWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74ABT646ANSR	SO	NS	24	2000	367.0	367.0	45.0

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.