


SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

FEATURES

- Qualified for Automotive Applications
- Injection-Current Cross Coupling <1 mV/mA (see Figure 1)
- Low Crosstalk Between Switches
- Pin Compatible With SN74HC4052, SN74LV4052A, and CD4052B
- 2-V to 6-V V_{CC} Operation



NC – No internal connection

DESCRIPTION/ORDERING INFORMATION

This dual 4-to-1 CMOS analog multiplexer/demultiplexer is pin compatible with the 4052 function and also features injection-current effect control. This feature has excellent value in automotive applications where voltages in excess of normal supply voltages are common.

The injection-current effect control allows signals at disabled analog input channels to exceed the supply voltage without affecting the signal of the enabled analog channel. This eliminates the need for external diode/resistor networks typically used to keep the analog channel signals within the supply voltage range.

ORDERING INFORMATION⁽¹⁾

T _A	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOIC – D	Reel of 2500	SN74HC4852QDRQ1	HC4852Q
-40 C 10 125 C	TSSOP – PW	Reel of 2000	SN74HC4852QPWRQ1	HC4852Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

	INPUTS		ON
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	н	1Y1, 2Y1
L	н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Х	Х	None

FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

LOGIC DIAGRAM (POSITIVE LOGIC)



2

Copyright © 2006–2008, Texas Instruments Incorporated



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
V _{IO}	Switch I/O voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I _{IOK}	I/O diode current	$V_{IO} < 0 \text{ or } V_{IO} > V_{CC}$		±20	mA
I _S	Switch through current	$V_{IO} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
0	Declares the second increasing (4)	D package		73	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	PW package		108	°C/vv
T _{stg}	Storage temperature range		-65	150	°C
		Human-Body Model (HBM)		2000	
ESD	Electrostatic discharge protection	Machine Model (MM)		200	V
		Charged-Device Model (CDM)		1000	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impendance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		2	6	V		
		$V_{CC} = 2 V$	1.5				
		$V_{CC} = 3 V$	2.1				
VIH	High-level input voltage, control inputs	$V_{CC} = 3.3 V$	2.3		V		
		$V_{CC} = 4.5 V$	3.15				
		$V_{CC} = 6 V$	4.2				
		$V_{CC} = 2 V$		0.5			
		$V_{CC} = 3 V$		0.9			
V _{IL}	Low-level input voltage, control inputs	$V_{CC} = 3.3 V$		1	V		
		$V_{CC} = 4.5 V$		1.35			
		$V_{CC} = 6 V$		1.8			
VI	Control input voltage		0	V _{CC}	V		
V _{IO}	Input/output voltage		0	V _{CC}	V		
		$V_{CC} = 2 V$		1000			
		$V_{CC} = 3 V$		800			
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3 V$		700	ns		
		$V_{CC} = 4.5 V$		500			
		V _{CC} = 6 V		400			
T _A	Operating free-air temperature	· · · · · · · · · · · · · · · · · · ·	-40	125	°C		

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST	V	Τ ₄	∖ = 25°C		–40°C to 85°C	–40°C to '	125°C	
	PARAMETER	CONDITIONS	v _{cc}	MIN	TYP	MAX	MIN MA	X MIN	MAX	UNIT
			2 V		500	650	67	0	700	
		I _S ≤ 2 mA,	3 V		215	280	32	0	360	
r _{on}	On-state switch resistance	$V_{I} = V_{CC}$ to GND, $V_{INH} = V_{IL}$	3.3 V		210	270	30	5	345	Ω
	resistance	(see Figure 5)	4.5 V		160	210	24	0	270	
			6 V		150	195	22	0	250	
			2 V		4	20	2	4	26	
	Difference in	I _S ≤ 2 mA,	3 V		2	14	1	6	18	
∆r _{on}	on-state resistance	$V_{I} = V_{CC}/2,$	3.3 V		2	14	1	6	18	Ω
	between switches	$V_{INH} = V_{IL}$	4.5 V		2	10	1	4	18	
			6 V		3	11	1	5	20	
I _I	Control input current	$V_{I} = V_{CC}$ or GND	6 V			±0.1	±0	1	±1	μA
	Off-state switch leakage current (any one channel)	$V_{I} = V_{CC} \text{ or GND},$ $V_{INH} = V_{IH}$ (see Figure 6)				±0.1	±0	5	±1	
I _{S(off)}	Off-state switch leakage current (common channel)	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND, \\ V_{INH} = V_{IH} \\ (see \mbox{ Figure 7}) \end{array}$	6 V			±0.2	÷	2	±4	μA
I _{S(on)}	On-state switch leakage current	$V_{I} = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$ (see Figure 8)	6 V			±0.1	±0	5	±1	μΑ
I _{CC}	Supply current	$V_I = V_{CC}$ or GND	6 V			2		5	10	μΑ
C _{IC}	Control input capacitance	A, B, INH			3.5	10	1	0	10	pF
C _{IS}	Common terminal capacitance	Switch off			22	40	2	0	40	pF
C _{OS}	Switch terminal capacitance	Switch off			6.7	15	1	5	15	pF

Injection-Current Coupling Specifications

 $T_A = -40^{\circ}C$ to 125°C (see Figure 1)

	PARAMETER	V _{cc}	TEST CC	NDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
		3.3 V	l _l ⁽²⁾ ≤ 1 mA			0.05	1	
		5 V				0.1	1	
	Maximum shift of output voltage of	3.3 V	$ _{I_{1}^{(2)}} \le 10 \text{ mA}$ $ _{I_{1}^{(2)}} \le 1 \text{ mA}$	− R _S ≤ 3.9 kΩ −		0.345	5	
N/		5 V				0.067	5	mV
V _{∆out}	enabled analog channel	3.3 V				0.05	2	IIIV
		5 V	II, ∕ ≤ I MA			0.11	2	
		3.3 V	$ _{I_1}^{(2)} \le 10 \text{ mA}$	− R _S ≤ 20 kΩ −		0.05	20	
		5 V				0.024	20	

(1) Typical values are measured at $T_A = 25^{\circ}C$.

(2) I_I = total current injected into all disabled channels

4

SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

Switching Characteristics

 $V_{CC} = 2 \text{ V}, C_{L} = 50 \text{ pF}, \text{ over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9 through Figure 14)$

-	PARAMETER	FROM	то	Τ,	₄ = 25°C		–40°C to 85°C		–40°C to 125°C		
F		(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	9.5	19.5	33	8	34	7	35	ns
t _{PLH} t _{PHL}	Propagation delay time	Channel Select	COM or Yn	14.6	24.5	38	14.4	40	12.8	42	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	15	23.6	47.5	13.8	52.5	12.5	57.5	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	34.5	48.4	100	34.3	105	34	115	ns

Switching Characteristics

 V_{CC} = 3 V, C_L = 50 pF, over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9 through Figure 14)

-	ARAMETER	FROM	то	Τ ₄	ן = 25°C		–40°C to	85°C	–40°C to 125°C		
F		(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	3.6	12	17.5	4.5	19	3.2	20.5	ns
t _{PLH} t _{PHL}	Propagation delay time	Channel Select	COM or Yn	7.4	14.6	21	8.3	22.5	7.2	24	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	7.9	13.8	45	6.2	50	5.5	55	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	31.2	44.5	90	31.5	100	31	110	ns

Switching Characteristics

 V_{CC} = 3.3 V, C_L = 50 pF, over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9 through Figure 14)

	PARAMETER	FROM	то	T,	T _A = 25°C		–40°C to 85°C		–40°C to 125°C		UNIT
ſ	PARAINETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	3.9	11	15.5	4	17	3.2	18.5	ns
t _{PLH} t _{PHL}	Propagation delay time	Channel Select	COM or Yn	6.4	13.5	19	6.5	20.5	5.5	22.5	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	7	12.7	42.5	6.4	47.5	5.4	52.5	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	30	43.9	85	29.6	95	29.5	105	ns



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

Switching Characteristics

 V_{CC} = 4.5 V, C_{L} = 50 pF, over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9 through Figure 14)

-	PARAMETER FROM		то	T	T _A = 25°C		–40°C to 85°C		–40°C to 125°C		
F		(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	2.3	8.6	13	2.1	13.8	2	15.2	ns
t _{PLH} t _{PHL}	Propagation delay time	Channel Select	COM or Yn	5.3	11	16.6	5.5	18	4.6	19	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	4	9.9	40	4.3	45	3.4	50	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	24.5	41.4	80	24.2	90	24	100	ns

Switching Characteristics

 $V_{CC} = 6 \text{ V}, C_L = 50 \text{ pF}, \text{ over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9 through Figure 14)$

	PARAMETER	FROM	то	T	∖ = 25°C		–40°C to	85°C	–40°C to 125°C		UNIT
	FARAINETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	2	8	11.8	2.3	13	1.8	13.5	ns
t _{PLH} t _{PHL}	Propagation delay time	Channel Select	COM or Yn	3.4	9.5	14.6	3.7	16	2.8	17.5	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	2.8	8.4	39	3	40	2	40	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	12.4	38	78	11.5	80	11	80	ns

Operating Characteristics

 $T_A = 25^{\circ}C$ (see Figure 15)

	PARAMETER	V _{cc}	TEST CONDITIONS	TYP	UNIT
C _{pd}	Dower dissinction consoltance	3.3 V	No load	48	nΕ
	Power dissipation capacitance	5 V	1001000	60	рг

6

Copyright © 2006–2008, Texas Instruments Incorporated



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

APPLICATION INFORMATION




Figure 1. Injection-Current Coupling Specification




Figure 2. Actual Technology Requires 32 Passive Components and One Extra 6-V Regulator to Suppress Injection Current Into a Standard HC4052 Multiplexer



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008




Figure 3. Solution by Applying the HC4852 Multiplexer





Figure 4. Diagram of Bipolar Coupling Mechanism (Appears if V_{IN} Exceeds V_{CC} , Driving Injection Current Into the Substrate)

8



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

PARAMETER MEASUREMENT INFORMATION








Figure 6. Maximum Off-Channel Leakage Current, Any One Channel, Test Setup




Figure 7. Maximum Off-Channel Leakage Current, Common Channel, Test Setup

9



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Maximum On-Channel Leakage Current, Channel to Channel, Test Setup




Figure 9. Propagation Delays, Channel Select to Analog Out




Figure 10. Propagation Delay, Channel Select to Analog Out, Test Setup



SCLS705A-DECEMBER 2006-REVISED FEBRUARY 2008

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 11. Propagation Delays, Analog In to Analog Out




Figure 12. Propagation Delay, Analog In to Analog Out, Test Setup




Figure 13. Propagation Delays, Enable to Analog Out



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 14. Propagation Delay, Enable to Analog Out, Test Setup




Figure 15. Power-Dissipation Capacitance, Test Setup



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74HC4852QDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852Q	Samples
SN74HC4852QPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC4852-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

Catalog: SN74HC4852

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC4852QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC4852QPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated