

# I<sup>2</sup>C-Compatible (2-Wire) Serial EEPROM 64-Kbit (8,192 x 8)

## **Features**

- Low-Voltage and Standard-Voltage Operation:
  - V<sub>CC</sub> = 1.7V to 5.5V
- Internally Organized as 8,192 x 8 (64K)
- I<sup>2</sup>C-compatible (2-Wire) Serial Interface
  - 100 kHz Standard mode, 1.7V to 5.5V
  - 400 kHz Fast mode, 1.7V to 5.5V
  - 1 MHz Fast Mode Plus (FM+), 2.5V to 5.5V
- · Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- Write-Protect Pin for Full Array Hardware Data Protection
- 32-byte Page Write Mode:
  - Partial page writes allowed
- Random and Sequential Read Modes
- Self-Timed Write Cycle (5 ms maximum)
- ESD Protection > 4,000V
- · High Reliability:
  - Endurance: 1,000,000 write cycles
  - Data retention: 100 years
- · Green Package Options (Lead-free/Halide-free/RoHS compliant)
- Die Sale Options: Wafer Form and Bumped Wafers

# **Packages**


8-lead SOIC, 8-lead TSSOP, 8-pad UDFN, 8-ball VFBGA, 8-pad XDFN and 4-ball/6-ball WLCSP

## **Table of Contents**

Fe	atures	3	1
Pa	ckage	9S	1
1.	Pack	kage Types (not to scale)	4
2.	Pin [	Descriptions	5
	2.1.	Ground	5
	2.2.	Device Addresses (A0, A1, A2)	5
	2.3.	Serial Data (SDA)	5
	2.4.	Serial Clock (SCL)	
	2.5.	Write-Protect (WP)	
	2.6.	Device Power Supply	6
3.	Desc	cription	7
	3.1.	System Configuration Using 2-Wire Serial EEPROMs	7
	3.2.	Block Diagram	8
4.	Elect	trical Characteristics	9
	4.1.	Absolute Maximum Ratings	9
	4.2.	DC and AC Operating Range	
	4.3.	DC Characteristics	
	4.4.	AC Characteristics	
	4.5.	Electrical Specifications	11
5.	Devi	ce Operation and Communication	13
	5.1.	Clock and Data Transition Requirements	13
	5.2.	Start and Stop Conditions	13
	5.3.	Acknowledge and No-Acknowledge	14
	5.4.	Standby Mode	14
	5.5.	Software Reset	15
6.	Mem	nory Organization	16
	6.1.	Device Addressing	16
7.	Write	e Operations	17
	7.1.	Byte Write	17
	7.2.	Page Write	
	7.3.	Acknowledge Polling	
	7.4.	Write Cycle Timing	
	7.5.	Write Protection	19
8.	Read	d Operations	21
	8.1.	Current Address Read	
	8.2.	Random Read	

	8.3.	Sequential Read	22
9.	Devi	ce Default Condition from Microchip	23
10.		Raging Information	
11.	Revi	sion History	.32
The	e Mic	rochip Web Site	33
Cu	stome	er Change Notification Service	.33
Cu	stome	er Support	33
Pro	duct	Identification System	.34
Mic	crochi	p Devices Code Protection Feature	34
Le	gal No	otice	.35
Tra	idema	arks	35
Qu	ality I	Management System Certified by DNV	.36
۱۸/۵	rldwi	de Sales and Service	37

# 1. Package Types (not to scale)



### Note:

1. For use of the 4-ball and 6-ball WLCSP packages, refer to Device Addressing for details about setting the A2, A1, and A0 hardware address bits.

## 2. Pin Descriptions

The descriptions of the pins are listed in Table 2-1.

**Table 2-1. Pin Function Table** 

Name	8-Lead SOIC	8-Lead TSSOP	8-Pad UDFN <sup>(1)</sup>	8-Pad XDFN	8-Ball VFBGA	4-Ball WLCSP <sup>(2)</sup>	6-Ball WLCSP <sup>(=)</sup>	Function
A0	1	1	1	1	1	_	_	Address Input
A1	2	2	2	2	2	_	_	Address Input
A2	3	3	3	3	3	_	В3	Address Input
GND	4	4	4	4	4	A2	B2	Ground
SDA	5	5	5	5	5	B2	B1	Serial Data
SCL	6	6	6	6	6	B1	A1	Serial Clock
WP(3)	7	7	7	7	7	_	A2	Write-Protect
VCC	8	8	8	8	8	A1	A3	Device Power Supply

### Note:

- 1. The exposed pad on the UDFN package can be connected to GND or left floating.
- 2. For use of the 4-ball and 6-ball CSP packages, refer to Device Addressing for details about setting the A2, A1, and A0 hardware address bits.
- 3. If the WP pin is not driven, it is internally pulled down to GND. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once these pins are biased above the CMOS input buffer's trip point (~0.5 x V<sub>CC</sub>), the pull-down mechanism disengages. Microchip recommends connecting these pins to a known state whenever possible. Since the WLCSP has no WP pin, the write protection feature is not offered on the WLCSP.

### 2.1 Ground

The ground reference for the power supply. GND should be connected to the system ground.

## 2.2 Device Addresses (A0, A1, A2)

The A0, A1, and A2 pins are device address inputs that are hard-wired (directly to GND or to  $V_{CC}$ ) for compatibility with other AT24C devices. When the pins are hard-wired, as many as eight devices may be addressed on a single bus system. A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A0, A1, and A2 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, Microchip recommends always connecting the address pins to a known state. When using a pull-up resistor, Microchip recommends using 10 k $\Omega$  or less.

## 2.3 Serial Data (SDA)

The SDA pin is an open-drain bidirectional input/output pin used to serially transfer data to and from the device. The SDA pin must be pulled-high using an external pull-up resistor (not to exceed 10 k $\Omega$  in value) and may be wire-ORed with any number of other open-drain or open-collector pins from other devices on the same bus.

## 2.4 Serial Clock (SCL)

The SCL pin is used to provide a clock to the device and to control the flow of data to and from the device. Command and input data present on the SDA pin is always latched in on the rising edge of SCL, while output data on the SDA pin is clocked out on the falling edge of SCL. The SCL pin must either be forced high when the serial bus is idle or pulled high using an external pull-up resistor.

## 2.5 Write-Protect (WP)

The Write-Protect input, when connected to GND, allows normal write operations. When WP is connected directly to  $V_{CC}$ , all write operations to the protected memory are inhibited.

If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, Microchip recommends always connecting the WP pins to a known state. When using a pull-up resistor, Microchip recommends using 10 k $\Omega$  or less.

Table 2-2. Write-Protect

WP Pin Status	Part of the Array Protected				
At V <sub>CC</sub>	Full Array				
At GND	Normal Read/Write Operations				


## 2.6 Device Power Supply

The  $V_{CC}$  pin is used to supply the source voltage to the device. Operations at invalid  $V_{CC}$  voltages may produce spurious results and should not be attempted.


## 3. Description

The AT24C64D provides 65,536 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 8,192 words of 8 bits each. The device's cascading feature allows up to eight devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 8-pad XDFN, 8-ball VFBGA and 4-ball/6-ball WLCSP packages. All packages operate from 1.7V to 5.5V.

## 3.1 System Configuration Using 2-Wire Serial EEPROMs



## 3.2 Block Diagram



## 4. Electrical Characteristics

## 4.1 Absolute Maximum Ratings

Temperature under bias  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ Storage temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ Voltage on any pin with respect to ground -1.0V to +7.0V  $V_{\text{CC}}$  6.25V

DC output current 5.0 mA

ESD protection >4 kV

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 4.2 DC and AC Operating Range

## Table 4-1. DC and AC Operating Range

AT24C64D		
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
V <sub>CC</sub> Power Supply	Low Voltage Grade	1.7V to 5.5V

## 4.3 DC Characteristics

### Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Typical <sup>(1)</sup>	Maximum	Units	Test Conditions
Supply Voltage	VCC1	1.7	_	5.5	V	
Supply Current	ICC1	_	0.4	1.0	mA	V <sub>CC</sub> = 5.0V, Read at 400 kHz
Supply Current	I <sub>CC2</sub>	_	2.0	3.0	mA	V <sub>CC</sub> = 5.0V, Write at 400 kHz
Standby Current	ISB1	_		1.0	μΑ	$V_{CC}$ = 1.7V, $V_{IN}$ = $V_{CC}$ or GND
		_	_	6.0	μΑ	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = V <sub>CC</sub> or GND
Input Leakage Current	lLI	_	0.10	3.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 5.0V
Ouput Leakage Current	lLO	_	0.05	3.0	μA	VOUT = VCC or GND; VCC = 5.0V
Input Low Level	VIL	-0.6	_	V <sub>CC</sub> x 0.3	V	Note 2
Input High Level	VIH	V <sub>CC</sub> x 0.7	_	V <sub>CC</sub> + 0.5	V	Note 2

Parameter	Symbol	Minimum	Typical <sup>(1)</sup>	Maximum	Units	Test Conditions
Output Low Level	VOL1	_	_	0.2	V	V <sub>CC</sub> = 1.7V, I <sub>OL</sub> = 0.15 mA
Output Low Level	V <sub>OL2</sub>	_	_	0.4	V	V <sub>CC</sub> = 3.0V, I <sub>OL</sub> = 2.1 mA

### Note:

- 1. Typical values characterized at T<sub>A</sub> = +25°C unless otherwise noted.
- 2. This parameter is characterized but is not 100% tested in production.

## 4.4 AC Characteristics

Table 4-3. AC Characteristics<sup>(1, 2)</sup>


Parameter	Symbol	1.	7 <b>V</b>	2.5V,	Units	
		Min.	Max.	Min.	Max.	
Clock Frequency, SCL	f <sub>SCL</sub>	<del>_</del>	400	<del>-</del>	1000	kHz
Clock Pulse Width Low	t <sub>LOW</sub>	1300	_	500	<del></del>	ns
Clock Pulse Width High	t <sub>HIGH</sub>	600	<del></del>	400	<del></del>	ns
Noise Suppression Time <sup>(3)</sup>	t <sub>l</sub>	_	100	<del>_</del>	50	ns
Clock Low to Data Out Valid	t <sub>AA</sub>	50	900	50	450	ns
Bus Free Time between Stop and Start <sup>(3)</sup>	t <sub>BUF</sub>	1300	_	500		ns
Start Hold Time	t <sub>HD.STA</sub>	600	<del></del>	250	_	ns
Start Set-up Time	t <sub>SU.STA</sub>	600	<del>-</del>	250	<del></del>	ns
Data In Hold Time	t <sub>HD.DAT</sub>	0		0		ns
Data In Set-up Time	t <sub>SU.DAT</sub>	100	_	100	_	ns
Inputs Rise Time <sup>(3)</sup>	t <sub>R</sub>		300		300	ns
Inputs Fall Time <sup>(3)</sup>	t <sub>F</sub>		300		100	ns
Stop Set-up Time	t <sub>su.sto</sub>	600		250		ns
Data Out Hold Time	t <sub>DH</sub>	50	<del></del>	50	_	ns
Write Cycle Time	t <sub>WR</sub>	_	5	_	5	ms
25°C, Page Mode, 3.3V	Endurance <sup>(3)</sup>	1,000,000			Write Cycles	

### Note:

- 1. Applicable over recommended operating range from:  $T_A = -40^{\circ}\text{C}$  to +85°C,  $V_{CC} = 1.7\text{V}$  to 5.5V,  $C_L = 100 \text{ pF}$  (unless otherwise noted).
- 2. AC measurement conditions:
  - R  $_{PUP}$  (SDA bus line pull-up resistor to V  $_{CC}$ ): 1.3 k  $\Omega$  (1000 kHz), 4 k  $\Omega$  (400 kHz), 10 k  $\Omega$  (100 kHz)

- Input pulse voltages: 0.3 V<sub>CC</sub> to 0.7 V<sub>CC</sub>
- Input rise and fall times: ≤ 50 ns
- Input and output timing reference voltages: 0.5 x V<sub>CC</sub>
- 3. This parameter is ensured by characterization and is not 100% tested.

Figure 4-1. Bus Timing



## 4.5 Electrical Specifications

### 4.5.1 Power-up Requirements and Reset Behavior

During a power-up sequence, the  $V_{CC}$  supplied to the AT24C64D should monotonically rise from GND to the minimum  $V_{CC}$  level as specified in Table 4-1 with a slew rate no faster than 0.1 V/µs.

### 4.5.1.1 Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT24C64D includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the  $V_{CC}$  level crosses the internal voltage threshold ( $V_{POR}$ ) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the  $V_{CC}$  supply has reached a stable value greater than or equal to the minimum  $V_{CC}$  level. Additionally, once the  $V_{CC}$  is greater than or equal to the minimum  $V_{CC}$  level, the bus master must wait at least  $t_{PUP}$  before sending the first command to the device. See Table 4-4 for the values associated with these power-up parameters.

Table 4-4. Power-up Conditions<sup>(1)</sup>

Symbol	Parameter	Min.	Max.	Units
t <sub>PUP</sub>	Time required after V <sub>CC</sub> is stable before the device can accept commands	100	_	μs
V <sub>POR</sub>	Power-on Reset Threshold Voltage		1.5	V
t <sub>POFF</sub>	Minimum time at V <sub>CC</sub> = 0V between power cycles	1	_	ms

### Note:

1. These parameters are characterized but they are not 100% tested in production.

If an event occurs in the system where the  $V_{CC}$  level supplied to the AT24C64D drops below the maximum  $V_{POR}$  level specified, it is recommended that a full power cycle sequence be performed by first driving the  $V_{CC}$  pin to GND, waiting at least the minimum  $t_{POFF}$  time, and then performing a new power-up sequence in compliance with the requirements defined in this section.

## 4.5.2 Pin Capacitance

## Table 4-5. Pin Capacitance<sup>(1)</sup>

Symbol	Test Condition	Max.	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub>	Input Capacitance (A0, A1, A2 and SCL)	6	pF	V <sub>IN</sub> = 0V

### Note:

1. This parameter is characterized but is not 100% tested in production.

### 4.5.3 EEPROM Cell Performance Characteristics

### **Table 4-6. EEPROM Cell Performance Characteristics**

Operation	Test Condition	Min.	Max.	Units
Write Endurance <sup>(1)</sup>	$T_A$ = 25°C, $V_{CC}$ (min.) < $V_{CC}$ < $V_{CC}$ (max.) Byte or Page Write mode	1,000,000	_	Write Cycles
Data Retention <sup>(2)</sup>	$T_A = 55^{\circ}C$ , $V_{CC}$ (min.) $< V_{CC} < V_{CC}$ (max.)	100	_	Years

### Note:

- 1. Write endurance performance is determined through characterization and the qualification process.
- 2. The data retention capability is determined through qualification and is checked on each device in production.

## 5. Device Operation and Communication

The AT24C64D operates as a slave device and utilizes a simple I<sup>2</sup>C-compatible 2-wire digital serial interface to communicate with a host controller, commonly referred to as the bus master. The master initiates and controls all read and write operations to the slave devices on the serial bus, and both the master and the slave devices can transmit and receive data on the bus.

The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used to receive the clock signal from the master, while the bidirectional SDA pin is used to receive command and data information from the master as well as to send data back to the master. Data is always latched into the AT24C64D on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pin incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.

All command and data information is transferred with the Most Significant bit (MSb) first. During bus communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been transferred, the receiving device must respond with either an Acknowledge (ACK) or a No-Acknowledge (NACK) response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the master. Therefore, nine clock cycles are required for every one byte of data transferred. There are no unused clock cycles during any read or write operation, so there must not be any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.

During data transfers, data on the SDA pin must only change while SCL is low, and the data must remain stable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. Start and Stop conditions are used to initiate and end all serial bus communication between the master and the slave devices. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the master. In order for the serial bus to be idle, both the SCL and SDA pins must be in the logic-high state at the same time.

## 5.1 Clock and Data Transition Requirements

The SDA pin is an open-drain terminal and therefore must be pulled high with an external pull-up resistor. SCL is an input pin which can either be driven high or pulled high using an external pull-up resistor. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below. The relationship of the AC timing parameters with respect to SCL and SDA for the AT24C64D are shown in the timing waveform in Figure 4-1. The AC timing characteristics and specifications are outlined in AC Characteristics.

## 5.2 Start and Stop Conditions

### 5.2.1 Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable logic '1' state and will bring the device out of Standby mode. The master uses a Start condition to initiate any data transfer sequence; therefore, every command must begin with a Start condition. The device will continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected. Refer to Figure 5-1 for more details.

### 5.2.2 Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the logic '1' state.

The master can use the Stop condition to end a data transfer sequence with the AT24C64D which will subsequently return to Standby mode. The master can also utilize a repeated Start condition instead of a Stop condition to end the current data transfer if the master will perform another operation. Refer to Figure 5-1 for more details.

## 5.3 Acknowledge and No-Acknowledge

After every byte of data is received, the receiving device must confirm to the master that it has successfully received the data byte by responding with what is known as an Acknowledge (ACK). An ACK is accomplished by the transmitting device first releasing the SDA line at the falling edge of the eighth clock cycle followed by the receiving device responding with a logic '0' during the entire high period of the ninth clock cycle.

When the AT24C64D is transmitting data to the master, the master can indicate that it is done receiving data and wants to end the operation by sending a logic '1' response to the AT24C64D instead of an ACK response during the ninth clock cycle. This is known as a No-Acknowledge (NACK) and is accomplished by the master sending a logic '1' during the ninth clock cycle, at which point the AT24C64D will release the SDA line so the master can then generate a Stop condition.

The transmitting device, which can be the bus master or the Serial EEPROM, must release the SDA line at the falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a logic '0' to ACK the previous 8-bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow the transmitter to continue sending new data. A timing diagram has been provided in Figure 5-1 to better illustrate these requirements.

SDA SDA Must Be Must Be Acknowledge Window Stable Stable 2 SCL SDA Stor Acknowledge Start Condition Condition The transmitting device (Master or Slave) The receiver (Master or Slave) SDA SDA must release the SDA line at this point to allow must release the SDA line at Change Change this point to allow the transmitter the receiving device (Master or Slave) to drive the Allowed Allowed SDA line low to ACK the previous 8-bit word. to continue sending new data.

Figure 5-1. Start Condition, Data Transitions, Stop Condition, and Acknowledge

## 5.4 Standby Mode

The AT24C64D features a low-power Standby mode which is enabled when any one of the following occurs:


- A valid power-up sequence is performed (see Power-up Requirements and Reset Behavior).
- A Stop condition is received by the device unless it initiates an internal write cycle (see Write Operations).
- At the completion of an internal write cycle (see Write Operations).
- An unsuccessful match of the device type identifier or hardware address in the device address byte occurs (see <u>Device Addressing</u>).

• The bus master does not ACK the receipt of data read out from the device; instead it sends a NACK response. (see Read Operations).

## 5.5 Software Reset

After an interruption in protocol, power loss, or system Reset, any 2-wire device can be protocol reset by clocking SCL until SDA is released by the EEPROM and goes high. The number of clock cycles until SDA is released by the EEPROM will vary. The software Reset sequence should not take more than nine dummy clock cycles. Once the software Reset sequence is complete, new protocol can be sent to the device by sending a Start condition followed by the protocol. Refer to Figure 5-2 for an illustration.

Figure 5-2. Software Reset



In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see Power-up Requirements and Reset Behavior).

#### 6. **Memory Organization**

The AT24C64D is internally organized as 256 pages of 32 bytes each.

#### 6.1 **Device Addressing**

Accessing the device requires an 8-bit device address byte following a Start condition to enable the device for a read or write operation. Since multiple slave devices can reside on the serial bus, each slave device must have its own unique address so the master can access each device independently.

The Most Significant four bits of the device address byte is referred to as the device type identifier. The device type identifier '1010' (Ah) is required in bits 7 through 4 of the device address byte (Table 6-1).

Following the 4-bit device type identifier are the hardware slave address bits, A0, A1, and A2. These bits can be used to expand the address space by allowing up to eight Serial EEPROM devices on the same bus. These hardware slave address bits must correlate with the voltage level on the corresponding hardwired input pins A0, A1, and A2. The A0, A1, and A2 pins use an internal proprietary circuit that automatically biases the pin to a logic '0' state if the pin is allowed to float. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once the pin is biased above the CMOS input buffer's trip point ( $\sim 0.5 \text{ x V}_{CC}$ ), the pull-down mechanism disengages. Microchip recommends connecting the A0, A1, and A2 pin to a known state whenever possible.

When utilizing the 6-ball WLCSP package, the A1 and A0 pins are not available and are internally pulled to ground; therefore, the A1 and A0 device address bits must always be set to a logic '0' condition to communicate with the device. This condition is shown in Table 6-1.

When utilizing the 4-ball WLCSP package, the A2, A1, and A0 pins are not available and are internally pulled to ground; therefore, the A2, A1 and A0 device address bits must always be set to a logic '0' condition to communicate with the device. This condition is depicted in Table 6-1.

The eighth bit (bit 0) of the device address byte is the Read/Write Select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon the successful comparison of the device address byte, the AT24C64D will return an ACK. If a valid comparison is not made, the device will NACK and return to a standby state.

Table 6-1. Device Addressing

Package	Device Type Identifier			Hardwa	R/W Select			
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SOIC, TSSOP, UDFN, XDFN and VFBGA	1	0	1	0	A2	A1	A0	R/W
4-ball WLCSP	1	0	1	0	0	0	0	R/W
6-ball WLCSP	1	0	1	0	A2	0	0	R/W

#### 6.1.1 **Data Security**

The AT24C64D has a hardware data protection scheme that allows the user to write-protect the whole memory when the WP pin is at V<sub>CC</sub>. The 4-ball WLCSP does not include a WP pin, and therefore no write protection is possible in this package only.

DS20005937A-page 16 **Datasheet** © 2018 Microchip Technology Inc.

#### 7. **Write Operations**


All write operations for the AT24C64D begin with the master sending a Start condition, followed by a device address byte with the R/W bit set to logic '0', and then by the word address bytes. The data value(s) to be written to the device immediately follow the word address bytes.

#### 7.1 **Byte Write**

The AT24C64D supports the writing of a single 8-bit byte. Selecting a data word in the AT24C64D requires a 13-bit word address.

Upon receipt of the proper device address and word address bytes, the EEPROM will send an Acknowledge. The device will then be ready to receive the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will respond with an Acknowledge. The addressing device, such as a bus master, must then terminate the write operation with a Stop condition. At that time, the EEPROM will enter an internally self-timed write cycle which will be completed within twR while the data word is being programmed into the nonvolatile EEPROM. All inputs are disabled during this write cycle, and the EEPROM will not respond until the write is complete.

Figure 7-1. Byte Write



#### 7.2 **Page Write**

A page write operation allows up to 32 bytes to be written in the same write cycle, provided all bytes are in the same row of the memory array (where address bits A12 through A5 are the same). Partial page writes of less than 32 bytes are also allowed.

A page write is initiated the same way as a byte write, but the bus master does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the bus master can transmit up to thirty one additional data words. The EEPROM will respond with an ACK after each data word is received. Once all data to be written has been sent to the device, the bus master must issue a Stop condition (Figure 7-2) at which time the internally self-timed write cycle will begin.


The lower five bits of the word address are internally incremented following the receipt of each data word. The higher order address bits are not incremented and retain the memory page row location.

**Datasheet** © 2018 Microchip Technology Inc.

Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written.

When the incremented word address reaches the page boundary, the address counter will roll-over to the beginning of the same page. Nevertheless, creating a roll-over event should be avoided as previously loaded data in the page could become unintentionally altered.

Figure 7-2. Page Write




## 7.3 Acknowledge Polling

An Acknowledge Polling routine can be implemented to optimize time-sensitive applications that would prefer not to wait the fixed maximum write cycle time (tWR). This method allows the application to know immediately when the Serial EEPROM write cycle has completed, so a subsequent operation can be started.

Once the internally self-timed write cycle has started, an Acknowledge Polling routine can be initiated. This involves repeatedly sending a Start condition followed by a valid device address byte with the  $R/\overline{W}$  bit set at logic '0'. The device will not respond with an ACK while the write cycle is ongoing. Once the internal write cycle has completed, the EEPROM will respond with an ACK, allowing a new read or write operation to be immediately initiated. A flowchart has been included below in Figure 7-3 to better illustrate this technique.

Figure 7-3. Acknowledge Polling Flow Chart




## 7.4 Write Cycle Timing

The length of the self-timed write cycle (twr) is defined as the amount of time from the Stop condition that begins the internal write operation to the Start condition of the first device address byte sent to the AT24C64D that it subsequently responds to with an ACK.

Figure 7-4 has been included to show this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.

Figure 7-4. Write Cycle Timing



### 7.5 Write Protection

The AT24C64D utilizes a hardware data protection scheme that allows the user to write-protect the entire memory contents when the WP pin is at  $V_{CC}$  (or a valid  $V_{IH}$ ). No write protection will be set if the WP pin is at GND or left floating. The 4-ball WLCSP version of the device does not include any write protection features.


Table 7-1. AT24C64D Write-Protect Behavior

WP Pin Voltage	Part of the Array Protected			
V <sub>CC</sub>	Full Array			
GND	None — Write Protection Not Enabled			

The status of the WP pin is sampled at the Stop condition for every byte write or page write command prior to the start of an internally self-timed write operation. Changing the WP pin state after the Stop condition has been sent will not alter or interrupt the execution of the write cycle. The WP pin state must be valid with respect to the associated setup (t<sub>SU:WP</sub>) and hold (t<sub>HD:WP</sub>) timing as shown in Figure 7-5 below. The WP setup time is the amount of time that the WP state must be stable before the Stop condition is issued. The WP hold time is the amount of time after the Stop condition that the WP must remain stable.

If an attempt is made to write to the device while the WP pin has been asserted, the device will Acknowledge the device address, word address, and data bytes but no write cycle will occur when the Stop condition is issued, and the device will immediately be ready to accept a new read or write command.

Figure 7-5. Write-Protect Setup and Hold Timing



## 8. Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write Select bit in the device address byte must be a logic '1'. There are three read operations:


- Current Address Read
- Random Address Read
- Sequential Read

### 8.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long the  $V_{CC}$  is maintained to the part. The address roll-over during read is from the last byte of the last page to the first byte of the first page of the memory.

A current address read operation will output data according to the location of the internal data word address counter. This is initiated with a Start condition, followed by a valid device address byte with the  $R/\overline{W}$  bit set to logic '1'. The device will ACK this sequence and the current address data word is serially clocked out on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into Standby mode. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.


Figure 8-1. Current Address Read



### 8.2 Random Read

A random read begins in the same way as a byte write operation does to load in a new data word address. This is known as a "dummy write" sequence; however, the data byte and the Stop condition of the byte write must be omitted to prevent the part from entering an internal write cycle. Once the device address and word address are clocked in and acknowledged by the EEPROM, the bus master must generate another Start condition. The bus master now initiates a current address read by sending a Start condition, followed by a valid device address byte with the R/W bit set to logic '1'. The EEPROM will ACK the device address and serially clock out the data word on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into Standby mode. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.






## 8.3 Sequential Read

Sequential reads are initiated by either a current address read or a random read. After the bus master receives a data word, it responds with an Acknowledge. As long as the EEPROM receives an ACK, it will continue to increment the word address and serially clock out sequential data words. When the maximum memory address is reached, the data word address will roll-over and the sequential read will continue from the beginning of the memory array. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into Standby mode. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.

Figure 8-3. Sequential Read




<ol><li>Device Default Condition from Microc</li></ol>	nıp
--	-----


The AT24C64D is delivered with the EEPROM array set to logic '1', resulting in FFh data in all locations.

# 10. Packaging Information

## 10.1 Package Marking Information




### 10.1.1 8S1 — 8-Lead JEDEC SOIC




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <a href="http://www.microchip.com/packaging">http://www.microchip.com/packaging</a>.

### 10.1.2 8X — 8-lead TSSOP




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <a href="http://www.microchip.com/packaging">http://www.microchip.com/packaging</a>.

### 10.1.3 8MA2 — 8-Pad UDFN




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <a href="http://www.microchip.com/packaging">http://www.microchip.com/packaging</a>.

### 10.1.4 8U2-1 — 8-Ball VFBGA




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <a href="http://www.microchip.com/packaging">http://www.microchip.com/packaging</a>.

## 10.1.5 8ME1 — 8-Pad XDFN




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

### 10.1.6 4U-12 — 4-Ball WLCSP



**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

## 10.1.7 6U-2 — 6-Ball WLCSP



**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

## 11. Revision History

### Atmel Document 8805 Revision A (June 2013)

Initial document release.

### Atmel Document 8805 Revision B (December 2014)

Added the AT24C64D-MAHM-E product offering. Updated the 8X, 8MA2, 5U-2, and 8U2-1 package outline drawings and the ordering information.

## Atmel Document 8805 Revision C (February 2015)

Updated the 6-ball and 5-ball WLCSP package outline drawings to reflect offering of product with backside coating.

### Atmel Document 8805 Revision D (May 2015)

Added the 4-ball WLCSP, AT24C64D-U2UM0B-T option. Updated the 8S1 package drawing.

## Revision A (February 2018)

Updated to the Microchip template. Microchip DS20005937A replaces Atmel document 8805. Updated Package Marking Information. Removed the 5-ball WLCSP detail and ordering code. Updated Package Drawing 4U-12. Updated Product ID System. Updated the "Software Reset" section. Added ESD rating. Removed lead finish designation. Updated trace code format in package markings. Updated section content throughout for clarification. Added a figure for "System Configuration Using 2-Wire Serial EEPROMs". Added POR recommendations section.

## The Microchip Web Site

Microchip provides online support via our web site at <a href="http://www.microchip.com/">http://www.microchip.com/</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="http://www.microchip.com/">http://www.microchip.com/</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **Customer Support**

Users of Microchip products can receive assistance through several channels:


- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

## **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



### Examples

Device	Package	Package Code	Shipping Carrier Option	Device Grade
AT24C64D-SSHM-B	SOIC	8S1	Bulk (Tubes)	Industrial
AT24C64D-SSHM-T	SOIC	8S1	Tape and Reel	Temperature (-40°C to +85°C)
AT24C64D-XHM-T	TSSOP	8X	Tape and Reel	
AT24C64D-MAHM-T	UDFN	8MA2	Tape and Reel	
AT24C64D-MAHM-E	UDFN		Extended Qty. Tape and Reel	
AT24C64D-MEHM-T	XDFN	8ME1	Tape and Reel	
AT24C64D-CUM-T	VFBGA	8U 2-1	Tape and Reel	
AT24C64D-UUM0B-T	WLCSP	6U-2	Tape and Reel	
AT24C64D-U2UM0B-T	WLCSP	4U-12	Tape and Reel	

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of
  these methods, to our knowledge, require using the Microchip products in a manner outside the
  operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is
  engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## **Legal Notice**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total

Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2680-6

## **Quality Management System Certified by DNV**

## ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4450-2828
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
http://www.microchip.com/	China - Chongqing	Japan - Osaka	Finland - Espoo
support	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Veb Address:	China - Dongguan	Japan - Tokyo	France - Paris
www.microchip.com	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Atlanta	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Ouluth, GA	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
el: 678-957-9614	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ax: 678-957-1455	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
ustin, TX	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
el: 512-257-3370	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Boston	China - Nanjing	Malaysia - Penang	Tel: 49-7131-67-3636
Vestborough, MA	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
el: 774-760-0087	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
ax: 774-760-0088	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
hicago	China - Shanghai	Singapore	Tel: 49-89-627-144-0
asca, IL	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
el: 630-285-0071	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
ax: 630-285-0075	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
allas	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
addison, TX	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
el: 972-818-7423	<b>China - Suzhou</b> Tel: 86-186-6233-1526	Taiwan - Taipei	Italy - Milan
ax: 972-818-2924		Tel: 886-2-2508-8600	Tel: 39-0331-742611
)etroit	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
lovi, MI	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
el: 248-848-4000	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
louston, TX	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
el: 281-894-5983	China - Xiamen		Tel: 31-416-690399
ndianapolis	Tel: 86-592-2388138		Fax: 31-416-690340
loblesville, IN	China - Zhuhai		Norway - Trondheim
el: 317-773-8323	Tel: 86-756-3210040		Tel: 47-7289-7561
ax: 317-773-5453			Poland - Warsaw
el: 317-536-2380			Tel: 48-22-3325737
os Angeles			Romania - Bucharest
lission Viejo, CA			Tel: 40-21-407-87-50
el: 949-462-9523			Spain - Madrid
ax: 949-462-9608			Tel: 34-91-708-08-90
el: 951-273-7800			Fax: 34-91-708-08-91
aleigh, NC			Sweden - Gothenberg
el: 919-844-7510			Tel: 46-31-704-60-40
lew York, NY			Sweden - Stockholm
el: 631-435-6000			Tel: 46-8-5090-4654
San Jose, CA			UK - Wokingham
el: 408-735-9110			Tel: 44-118-921-5800
el: 408-436-4270			Fax: 44-118-921-5820
Canada - Toronto			
el: 905-695-1980			
ax: 905-695-2078			