Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 32K Bytes of In-System Self-Programmable Flash

Endurance: 10,000 Write/Erase Cycles

 Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation

- 1024 Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 2K Byte Internal SRAM
- Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
- Operating Voltages
 - 2.7 5.5V for ATmega32L
 - 4.5 5.5V for ATmega32
- Speed Grades
 - 0 8 MHz for ATmega32L
 - 0 16 MHz for ATmega32
- Power Consumption at 1 MHz, 3V, 25°C for ATmega32L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 μA



8-bit **AVR**® Microcontroller with 32K Bytes In-System Programmable Flash

ATmega32 ATmega32L

Summary









Pin Configurations

Figure 1. Pinout ATmega32






Overview

The ATmega32 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega32 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega32 provides the following features: 32K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 1024 bytes EEPROM, 2K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega32 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega32 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A (PA7..PA0) Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega32 as listed on page 55.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.

The TD0 pin is tri-stated unless TAP states that shift out data are entered.

Port C also serves the functions of the JTAG interface and other special features of the ATmega32 as listed on page 58.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega32 as listed on page 60.

RESET

Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 35. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting Oscillator amplifier.

AVCC

AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC}, even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

AREF

AREF is the analog reference pin for the A/D Converter.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	I	Т	Н	S	V	N	Z	С	8
\$3E (\$5E)	SPH	-	-	-	_	SP11	SP10	SP9	SP8	10
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
\$3C (\$5C)	OCR0	Timer/Counter	0 Output Compar	e Register						80
\$3B (\$5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	45, 65
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	-	-	-	-	66
\$39 (\$59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	80, 110, 128
\$38 (\$58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	81, 111, 128
\$37 (\$57)	SPMCR	SPMIE	RWWSB	- TMOTA	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	246
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	ISC01	TWIE	175
\$35 (\$55) \$34 (\$54)	MCUCR MCUCSR	SE JTD	SM2 ISC2	SM1	SM0 JTRF	ISC11 WDRF	ISC10 BORF	EXTRF	ISC00 PORF	30, 64 38, 65, 226
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	78
\$32 (\$52)	TCNT0	Timer/Counter		COMO	0011100	VV CIVIOT	0002	0001	0000	80
	OSCCAL		oration Register							28
\$31 ⁽¹⁾ (\$51) ⁽¹⁾	OCDR	On-Chip Debu								222
\$30 (\$50)	SFIOR	ADTS2	ADTS1	ADTS0	_	ACME	PUD	PSR2	PSR10	54,83,129,196,216
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	105
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	108
\$2D (\$4D)	TCNT1H	Timer/Counter	1 – Counter Regi	ster High Byte						109
\$2C (\$4C)	TCNT1L		1 – Counter Regi	•						109
\$2B (\$4B)	OCR1AH		1 – Output Comp	_						109
\$2A (\$4A)	OCR1AL		1 – Output Comp							109
\$29 (\$49)	OCR1BH		1 – Output Comp	_						109
\$28 (\$48)	OCR1BL		1 – Output Comp							109
\$27 (\$47) \$26 (\$46)	ICR1H ICR1L		 Input Capture Input Capture 							110 110
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	123
\$24 (\$44)	TCNT2	Timer/Counter		CONIZI	CONIZO	VV CIVIZ I	0022	0021	0020	125
\$23 (\$43)	OCR2		2 Output Compar	e Register						125
\$22 (\$42)	ASSR	-	_	_	_	AS2	TCN2UB	OCR2UB	TCR2UB	126
\$21 (\$41)	WDTCR	-	-	_	WDTOE	WDE	WDP2	WDP1	WDP0	40
\$20 ⁽²⁾ (\$40) ⁽²⁾	UBRRH	URSEL	-	-	_		UBR	R[11:8]		162
\$2000 (\$40)00	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	160
\$1F (\$3F)	EEARH	-	-	-	-	-	-	EEAR9	EEAR8	17
\$1E (\$3E)	EEARL		ress Register Lov	v Byte						17
\$1D (\$3D)	EEDR	EEPROM Data	a Register			LEEDIE		55,4/5	5505	17
\$1C (\$3C)	EECR	PODTA7	- PODTAG	- PODTAG	PORTA4	EERIE	PORTA2	EEWE	EERE	17 62
\$1B (\$3B) \$1A (\$3A)	PORTA DDRA	PORTA7 DDA7	PORTA6 DDA6	PORTA5 DDA5	PORTA4 DDA4	PORTA3 DDA3	DDA2	PORTA1 DDA1	PORTA0 DDA0	62
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	62
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	62
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	62
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	63
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	63
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	63
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	63
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	63
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	63
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	63
\$0F (\$2F)	SPDR	SPI Data Reg							L op:	136
\$0E (\$2E)	SPSR	SPIF	WCOL	-	- MOTO	-	- CD114	-	SPI2X	136
\$0D (\$2D) \$0C (\$2C)	SPCR UDR	SPIE USART I/O D	SPE ata Pagistar	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	134 157
· · · · · ·		RXC	TXC	UDRE	FE	DOR	PE	Hav	MPCM	158
\$0B (\$2B) \$0A (\$2A)	UCSRA UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	U2X RXB8	TXB8	159
\$09 (\$29)	UBRRL		Rate Register Lo		. VILIY	177514	30022	70,00	17,00	162
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	197
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	212
\$06 (\$26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	214
\$05 (\$25)	ADCH		ister High Byte							215
\$04 (\$24)	ADCL	ADC Data Reg	gister Low Byte							215
\$03 (\$23)	TWDR	Two-wire Seria	al Interface Data F	Register						177
\$02 (\$22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	177

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	176
\$00 (\$20)	TWBR	Two-wire Serial Interface Bit Rate Register					175			

Notes:

- 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
- 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
- 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

CP Rd,Rr Compare with Carry Rd − Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in IvO Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in IvO Register is Set if (Rr(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Cleared if (SEG(s) = 1) then PC ← PC+k+1 None BRBS S, k Branch if Status Flag Cleared if (SEG(s) = 0) then PC ← PC+k+1 None BREQ k Branch if Not Equal if (Z = 0	Mnemonics	Operands	Description	Operation	Flags	#Clocks
ACC Rd Rr	ARITHMETIC AND I	OGIC INSTRUCTIONS	3		•	•
ADMY R.S.K. Assimmediates Nover	ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
Substance Subs	ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
SUBSITE St. Subtract Constant from Register St. 4 – St. C.C.N.V.H.	ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SBCC	SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
Section Rol. K		Rd, K	Subtract Constant from Register		Z,C,N,V,H	1
SBMN			Subtract with Carry two Registers			1
AND		· ·	, ,			1
ANDI						2
ORI Rq, K Logoul OR Registers Rq ← Rq ∨ K Z,N,V EOR Rq, K Exclusive OR Registers Rq ← Rq ≈ K Z,N,V EOR Rq Rr Exclusive OR Registers Rq ← Rq ≈ K Z,N,V NEG Rq Too Complement Rq ← Sq ∘ Fr Z,N,V NEG Rq Too Complement Rq ← Sq ∘ SF · Rq Z,N,V NEG Rq Too Complement Rq ← Rq · Sq · Sq · X Z,N,V SRR Rq K Come Bild on Register Rq ← Rq · Sq · Sq · X Z,N,V UR Rq Rq · Rq · Rq · Sq · Sq · Sq · X Z,N,V UR Rq · Rq · Rq · Rq · Rq · Rq · Sq · Sq ·						1
BRI						1
EOR						1
COM Rd						
NEG			<u> </u>			1
SBBR Rd.K Ses Bill(s) in Register Rd + Rd × K Z.N.V			·			1
BR				· ·		1
DEC Rd						1
DEC				, , ,		1
STT Rd						1
CLR Rd						1
SEFR Rd Ser Register Rd - SFF None MULL Rd, Rr Multiply Unsigned R1:R0 ← Rd x Rr Z.C						1
MULL Rd, Rr			ž			1
MULS Rd, Rr						2
MULSU						2
					· ·	2
FMULS Rd, Rr Fractional Multiply Signed R1:R0 - (Rd x Rr) << 1 Z.C FMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0 - (Rd x Rr) << 1 Z.C ERANCH INSTRUCTIONS						2
FMULSU						2
BRANCH INSTRUCTIONS						2
RJMP				, , , , , , , , , , , , , , , , , , , ,	,-	
UMP	RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
RCALL K Relative Subroutine Call PC ← PC + K + 1 None ICALL Indirect Call to (2) PC ← Z None ICALL K Direct Subroutine Call PC ← K None RET Subroutine Return PC ← Stack None RET Subroutine Return PC ← Stack None RET Interrupt Return PC ← Stack I CPSE Rd,Rr Compare Skip if Equal If (Re Rr) PC ← PC + 2 or 3 None CPR Rd,Rr Compare Rd − Rr Z, N.V.C.H CPC Rd,Rr Compare with Carry Rd − Rr Z, N.V.C.H CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N.V.C.H CPI Rd,K Compare Register with Immediate Rd − Kr Z, N.V.C.H SBRC Rr, b Skip if Bit in Register Cleared If (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register Cleared If (Rr(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set If (RR(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set If (P(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Set If (SREG(s) = 1) then PC ← PC + k + 1 None BRBC S, k Branch if Status Flag Set If (SREG(s) = 0) then PC ← PC + k + 1 None BRBC K Branch if Not Equal If (Z = 0) then PC ← PC + k + 1 None BRNE K Branch if Not Equal If (C = 0) then PC ← PC + k + 1 None BRSC K Branch if Carry Cleared If (C = 0) then PC ← PC + k + 1 None BRSC K Branch if Same or Higher If (C = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (C = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (C = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (C = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (D = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (D = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (D = 0) then PC ← PC + k + 1 None BRSC K Branch if Ilower If (D = 0) then PC ← PC + K + 1 None BRSC K Branch if Ilower If (D = 0)	IJMP		Indirect Jump to (Z)		None	2
Indirect Call to (Z)	JMP	k	Direct Jump	PC ← k	None	3
CALL k Direct Subroutine Call PC ← k None RET Subroutine Return PC ← Stack None RETI Interrupt Return PC ← Stack I CPSE Rd.Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd.Rr Compare Rd - Rr - C Z, N,V.C.H CPC Rd.Rr Compare with Carry Rd - Rr - C Z, N,V.C.H CPC Rd.K Compare with Carry Rd - Rr - C Z, N,V.C.H CPC Rd.K Compare with Carry Rd - Kr - C Z, N,V.C.H CPC Rd.K Compare with Carry Rd - Kr - C Z, N,V.C.H SBRC Rr. b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in VO Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None BRBS 8, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None	RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
RET Subroutine Return PC ← Stack None RETI Interrupt Return PC ← Stack I CPSE Rd,Rr Compare, Skipi iEqual if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd,Rr Compare Rd − Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register Set if (Rr(b)=0) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS S, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS S, k Branch if Status Flag Cleared if (P(b)=1) PC ← PC + 2 or 3 None BRBS S, k Branch if Status Flag Set	ICALL		Indirect Call to (Z)	PC ← Z	None	3
RETI	CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd,Rr Compare Rd - Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in IVO Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in IVO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IVO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRSS S, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + K + 1 None BRBS S, k Branch if Status Flag Cleared if (SREG(s) = 1) then PC ← PC + K + 1 None BREQ S, k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + K + 1 None BRCS k Branch if Status Flag Set if (C = 1) then PC ← P	RET		Subroutine Return	PC ← Stack	None	4
CP Rd,Rr Compare with Carry Rd − Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in IvO Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in IvO Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRD s, k Branch if Satus Flag Cleared if (SREG(s) = 1) then PC ← PC+k+1 None BRBC s, k Branch if Satus Flag Cleared <t< td=""><td>RETI</td><td></td><td>Interrupt Return</td><td>PC ← Stack</td><td>1</td><td>4</td></t<>	RETI		Interrupt Return	PC ← Stack	1	4
CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBS s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None BRNE k Branch if Oarry Set if (C = 1) then PC ← PC + k + 1 None BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None BRSH k Branch if Same or Higher if (C = 0) then PC ←	CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRCS s, k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None BRCQ k Branch if Oatry Set if (C = 0) then PC ← PC + k + 1 None BRCS k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None BRCC k Branch if Carry Cleared <td>CP</td> <td>Rd,Rr</td> <td>Compare</td> <td>Rd – Rr</td> <td>Z, N,V,C,H</td> <td>1</td>	CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Not Equal if (Z = 1) then PC ← PC + k + 1 None BREQ k Branch if Carry Set if (Z = 0) then PC ← PC + k + 1 None BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None BRSH k Branc	CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRNE k Branch if Not Equal if (Z = 1) then PC ← PC + k + 1 None BRNE k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None BRCS k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None BRCC k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None BRSH k Branch if Garry Cleared if (C = 0) then PC ← PC + k + 1 None BRSH k Branch if Minus if	CPI	Rd,K	Compare Register with Immediate		Z, N,V,C,H	1
SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRNE k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None BRNE k Branch if Dual if (Z = 0) then PC ← PC + k + 1 None BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None BRCC k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None BRSH k Branch if Higher if (C = 0) then PC ← PC + k + 1 None BRMI k Branch if Minus if (N = 0) t	SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC+k+1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC+k+1 None BREQ k Branch if Equal if (Z = 1) then PC ← PC+k+1 None BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k+1 None BRCS k Branch if Carry Set if (C = 0) then PC ← PC + k+1 None BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k+1 None BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None BRLO k Branch if Lower if (C = 0) then PC ← PC + k + 1 None BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None BRGE k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None						1/2/3
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None RBRC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None RBRC k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None RBRC k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None RBRC k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None RBRC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None RBRC k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None RBRC k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None RBRC k Branch if Lower if (C = 1) then PC ← PC + k + 1 None RBRC k Branch if Lower if (C = 1) then PC ← PC + k + 1 None RBRC k Branch if Minus if (N = 1) then PC ← PC + k + 1 None RBRC k Branch if Plus if (N = 0) then PC ← PC + k + 1 None RBRC k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None RBRC k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None RBRC k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None RBRC k Branch if Half Carry Flag Set if (H = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None RBRC K Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None RBRC K Branch i		· ·			1	1/2/3
BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None BRPL k Branch if Minus if (N = 0) then PC ← PC + k + 1 None BRGE k Branch if Greater or Equal, Signed if (N = V = 0) then PC ← PC + k + 1 None BRIT k Branch if Less Than Zero, Signed if (N = V = 1) then PC ← PC + k + 1 None BRHS k Branch if Half Carry Flag Set if (H = 0) then PC ← PC + k + 1						1/2/3
BREQ k Branch if Equal if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ None BRNE k Branch if Not Equal if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ None BRCS k Branch if Carry Set if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None BRCC k Branch if Carry Cleared if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRLO k Branch if Lower if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None BRGE k Branch if Greater or Equal, Signed if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None BRHS k Branch if Lower if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None BRHS k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None BRHC k Branch if Half Carry Flag Set if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None BRTS k Branch if T Flag Set if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None			,			1/2
BRNE k Branch if Not Equal if (Z = 0) then $PC \leftarrow PC + k + 1$ None BRCS k Branch if Carry Set if (C = 1) then $PC \leftarrow PC + k + 1$ None BRCC k Branch if Carry Cleared if (C = 0) then $PC \leftarrow PC + k + 1$ None BRSH k Branch if Same or Higher if (C = 0) then $PC \leftarrow PC + k + 1$ None BRLO k Branch if Lower if (C = 1) then $PC \leftarrow PC + k + 1$ None BRMI k Branch if Minus if (N = 1) then $PC \leftarrow PC + k + 1$ None BRPL k Branch if Plus if (N = 0) then $PC \leftarrow PC + k + 1$ None BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then $PC \leftarrow PC + k + 1$ None BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then $PC \leftarrow PC + k + 1$ None BRHS k Branch if Half Carry Flag Set if (H = 1) then $PC \leftarrow PC + k + 1$ None BRTC k Branch if T Flag Set if (T = 0) then $PC \leftarrow PC + k + 1$ None BRTC k Branch if T Flag Cleared if (T = 0) then $PC \leftarrow PC + k + 1$ None			ĕ			1/2
BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None BRHC k Branch if T Flag Set if (H = 0) then PC ← PC + k + 1 None BRTS k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None				ì		1/2
BRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHSkBranch if Half Carry Flag Setif $(H=1)$ then $PC \leftarrow PC + k + 1$ NoneBRHCkBranch if Half Carry Flag Clearedif $(H=0)$ then $PC \leftarrow PC + k + 1$ NoneBRTSkBranch if T Flag Setif $(T=0)$ then $PC \leftarrow PC + k + 1$ NoneBRTCkBranch if T Flag Clearedif $(T=0)$ then $PC \leftarrow PC + k + 1$ None			·	, ,		1/2
BRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None			,			1/2
BRLOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None				` '		1/2
BRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None			· · · · · · · · · · · · · · · · · · ·			1/2
BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None				· · · · · · · · · · · · · · · · · · ·		1/2
BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None BRTS k Branch if T Flag Set if $(T = 1)$ then $PC \leftarrow PC + k + 1$ None BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None						1/2
BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None BRTS k Branch if T Flag Set if $(T = 1)$ then $PC \leftarrow PC + k + 1$ None BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None				, , ,		1/2
BRHS k Branch if Half Carry Flag Set if (H = 1) then $PC \leftarrow PC + k + 1$ None BRHC k Branch if Half Carry Flag Cleared if (H = 0) then $PC \leftarrow PC + k + 1$ None BRTS k Branch if T Flag Set if (T = 1) then $PC \leftarrow PC + k + 1$ None BRTC k Branch if T Flag Cleared if (T = 0) then $PC \leftarrow PC + k + 1$ None				· · · · · · · · · · · · · · · · · · ·		1/2
BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC \leftarrow PC + k + 1 None BRTS k Branch if T Flag Set if (T = 1) then PC \leftarrow PC + k + 1 None BRTC k Branch if T Flag Cleared if (T = 0) then PC \leftarrow PC + k + 1 None		+				1/2
BRTS k Branch if T Flag Set if $(T = 1)$ then PC \leftarrow PC + k + 1 None BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None			, ,	, ,		1/2
BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None						1/2
			Š			1/2
LBRVS Lik L Rranch if Overflow Flag is Set L if /V = 1) then BC / BC ± k ± 1 None	BRVS	k	Branch if 1 Flag Cleared Branch if Overflow Flag is Set	if (V = 0) then PC ← PC + K + 1 if (V = 1) then PC ← PC + K + 1	None	1/2
BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then $PC \leftarrow PC + k + 1$ None BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then $PC \leftarrow PC + k + 1$ None			,	, ,		1/2

MOVW LDI LD	k k STRUCTIONS Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, K X, Rr X+, Rr -X, Rr Y, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr	Branch if Interrupt Enabled Branch if Interrupt Disabled Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	if (I = 1) then PC \leftarrow PC + k + 1 if (I = 0) then PC \leftarrow PC + k + 1 Rd \leftarrow Rr Rd+1:Rd \leftarrow Rr+1:Rr Rd \leftarrow K Rd \leftarrow (X) Rd \leftarrow (X), X \leftarrow X + 1 X \leftarrow X - 1, Rd \leftarrow (X) Rd \leftarrow (Y) Rd \leftarrow (Y), Y \leftarrow Y + 1 Y \leftarrow Y - 1, Rd \leftarrow (Y) Rd \leftarrow (Y + q) Rd \leftarrow (Z) Rd \leftarrow (Z)	None None None None None None None None	1/2 1/2 1/2 1 1 1 1 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	RTRUCTIONS Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, X- Rd, X- Rd, Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd,	Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow (X+q$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X- RT, RT RT RT, RT R	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect twith Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{l} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y)+q) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow ($	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOVW LDI LD	Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y+, Rr -Y+, Rr Y+q, Rr Z, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect twith Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{l} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y)+q) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow ($	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LDI LD	Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+R Rd, -X Rf, -X	Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ R$	None None None None None None None None	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y+, Rr -Y+, Rr Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+q Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{l} Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow ($	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr	Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc.	$\begin{array}{l} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), \ Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, \ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), \ Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, \ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, \ X \leftarrow X + 1 \\ X \leftarrow X - 1, \ (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr X+, Rr Y+, Rr Y+, Rr Y+q,Rr Z, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y), \ Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, \ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), \ Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, \ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, \ X \leftarrow X + 1 \\ X \leftarrow X - 1, \ (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LD LDS ST ST ST ST ST ST ST ST ST	Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr X+, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect	$\begin{array}{l} Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2
LDD LD LD LD LD LDS ST ST ST ST ST ST ST ST ST	Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y+, Rr Y+q,Rr Z, Rr	Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect	$\begin{array}{l} Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST ST ST ST ST ST ST	Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr -Y, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect	$\begin{array}{l} Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2
LD LDD LDS ST ST ST ST ST ST ST ST ST	Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Y+q,Rr Z, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (k)$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	None None None None None	2 2 2 2
LDD LDS ST ST ST ST ST ST ST ST ST	Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc.	$\begin{aligned} Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \end{aligned}$	None None None	2 2 2
LDS ST	Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr	Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc.	$Rd \leftarrow (k)$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	None None None	2 2
ST S	X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr	Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc.	$(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	None None	2
ST S	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr - Y, Rr Z, Rr	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	None	
ST	- X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr	Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$		1 2
ST ST ST STD ST ST ST ST ST LPM LPM LPM SPM IN OUT	Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr	Store Indirect Store Indirect and Post-Inc.		None	
ST STB LPM LPM LPM LPM SPM IN OUT	Y+, Rr - Y, Rr Y+q,Rr Z, Rr	Store Indirect and Post-Inc.	I (Y) ← Rr	None	2
ST STD ST ST ST ST ST ST STD STS LPM LPM LPM SPM IN OUT	- Y, Rr Y+q,Rr Z, Rr		1 /	None	2
STD ST ST ST STD STS LPM LPM LPM SPM IN OUT	Y+q,Rr Z, Rr	Store mairect and Pre-Dec.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST ST ST STD STS LPM LPM LPM SPM IN OUT	Z, Rr	Store Indirect with Displacement	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$	None None	2
ST ST STD STS LPM LPM LPM SPM IN OUT		Store Indirect	(Z) ← Rr	None	2
ST STD STS LPM LPM LPM SPM IN OUT	,	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
STD STS LPM LPM LPM SPM IN OUT	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
LPM LPM LPM SPM IN OUT	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
LPM LPM SPM IN OUT	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM SPM IN OUT		Load Program Memory	R0 ← (Z)	None	3
SPM IN OUT	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
IN OUT	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
OUT		Store Program Memory	(Z) ← R1:R0	None	-
	Rd, P	In Port	Rd ← P	None	1
	P, Rr	Out Port	P ← Rr	None	1
	Rr Rd	Push Register on Stack Pop Register from Stack	Stack ← Rr Rd ← Stack	None	2
BIT AND BIT-TEST IN	•	Pop Register Irom Stack	Ru ← Stack	None	
	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
	s	Flag Set	SREG(s) ← 1	SREG(s)	1
	S D- h	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD SEC	Rd, b	Bit load from T to Register Set Carry	$Rd(b) \leftarrow T$ $C \leftarrow 1$	None C	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT SEH		Clear T in SREG Set Half Carry Flag in SREG	T ← 0 H ← 1	T H	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL	INSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep functi	ion) None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega32L-8AC ATmega32L-8PC ATmega32L-8MC	44A 40P6 44M1	Commercial (0°C to 70°C)
8	2.7 - 5.5V	ATmega32L-8AI ATmega32L-8AU ⁽²⁾ ATmega32L-8PI ATmega32L-8MI ATmega32L-8MU ⁽²⁾	44A 44A 40P6 44M1 44M1	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega32-16AC ATmega32-16PC ATmega32-16MI	44A 40P6 44M1	Commercial (0°C to 70°C)
		ATmega32-16AI ATmega32-16AU ⁽²⁾ ATmega32-16PI ATmega32-16MC ATmega32-16MU ⁽²⁾	44A 44A 40P6 44M1 44M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging alternative. Complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type				
44A	44-lead, 10 x 10 x 1.0 mm, Thin Profile Plastic Quad Flat Package (TQFP)				
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
44M1	44-pad, 7 x 7 x 1.0 mm, Micro Lead Frame Package (MLF)				





Packaging Information

44A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	-	0.45	
С	0.09	_	0.20	
L	0.45	-	0.75	
е				

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.


AIMEL	2325 Orchard San Jose, CA	Parkway
	San Jose, CA	95131


TITLE		
44A , 44-lead,	10 x 10 mm Body Size, 1.0 mm Body T	hic


44A , 44-leau, 10 X	10 min body Size, 1.0 min body mickness,
0.8 mm Lead Pitch	Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
44A	В

40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	-	4.826	
A1	0.381	-	_	
D	52.070	-	52.578	Note 2
E	15.240	_	15.875	
E1	13.462	-	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	-	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
eB	15.494	_	17.526	
е	2.540 TYP			

09/28/01



2325 Orchard Parkway San Jose, CA 95131 **TITLE 40P6**, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)


DRAWING NO. REV. 40P6 B

40P6 B





44M1



Errata

ATmega32, rev. A to E

There are no errata for this revision of ATmega32. However, a proposal for solving problems regarding the JTAG instruction IDCODE is presented below.

IDCODE masks data from TDI input

The public but optional JTAG instruction IDCODE is not implemented correctly according to IEEE1149.1; a logic one is scanned into the shift register instead of the TDI input while shifting the Device ID Register. Hence, captured data from the preceding devices in the boundary scan chain are lost and replaced by all-ones, and data to succeeding devices are replaced by all-ones during Update-DR.

If ATmega32 is the only device in the scan chain, the problem is not visible.

Problem Fix / Workaround

Select the Device ID Register of the ATmega32 (Either by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller) to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Note that data to succeeding devices cannot be entered during this scan, but data to preceding devices can. Issue the BYPASS instruction to the ATmega32 to select its Bypass Register while reading the Device ID Registers of preceding devices of the boundary scan chain. Never read data from succeeding devices in the boundary scan chain or upload data to the succeeding devices while the Device ID Register is selected for the ATmega32. Note that the IDCODE instruction is the default instruction selected by the Test-Logic-Reset state of the TAP-controller.

Alternative Problem Fix / Workaround

If the Device IDs of all devices in the boundary scan chain must be captured simultaneously (for instance if blind interrogation is used), the boundary scan chain can be connected in such way that the ATmega32 is the fist device in the chain. Update-DR will still not work for the succeeding devices in the boundary scan chain as long as IDCODE is present in the JTAG Instruction Register, but the Device ID registered cannot be uploaded in any case.





Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

Changes from Rev. 2503F-12/03 to Rev. 2503G-11/04

- 1. "Channel" renamed "Compare unit" in Timer/Counter sections, ICP renamed ICP1.
- 2. Updated Table 7 on page 27, Table 15 on page 35, Table 81 on page 205, Table 114 on page 270, Table 115 on page 271, and Table 118 on page 287.
- 3. Updated Figure 1 on page 2, Figure 46 on page 98.
- 4. Updated "Version" on page 224.
- 5. Updated "Calibration Byte" on page 256.
- 6. Added section "Page Size" on page 256.
- 7. Updated "ATmega32 Typical Characteristics" on page 294.
- 8. Updated "Ordering Information" on page 11.

Changes from Rev. 2503E-09/03 to Rev. 2503F-12/03

1. Updated "Calibrated Internal RC Oscillator" on page 27.

Changes from Rev. 2503D-02/03 to Rev. 2503E-09/03

- 1. Updated and changed "On-chip Debug System" to "JTAG Interface and Onchip Debug System" on page 33.
- 2. Updated Table 15 on page 35.
- 3. Updated "Test Access Port TAP" on page 217 regarding the JTAGEN fuse.
- 4. Updated description for Bit 7 JTD: JTAG Interface Disable on page 226.
- 5. Added a note regarding JTAGEN fuse to Table 104 on page 255.
- 6. Updated Absolute Maximum Ratings*, DC Characteristics and ADC Characteristics in "Electrical Characteristics" on page 285.
- 7. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 15.

Changes from Rev. 2503C-10/02 to Rev. 2503D-02/03

- 1. Added EEAR9 in EEARH in "Register Summary" on page 6.
- 2. Added Chip Erase as a first step in "Programming the Flash" on page 282 and "Programming the EEPROM" on page 283.
- 3. Removed reference to "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
- 4. Added information about PWM symmetry for Timer0 and Timer2.

- 5. Added note in "Filling the Temporary Buffer (Page Loading)" on page 249 about writing to the EEPROM during an SPM Page Load.
- 6. Added "Power Consumption" data in "Features" on page 1.
- 7. Added section "EEPROM Write During Power-down Sleep Mode" on page 20.
- 8. Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 202.
- 9. Updated Table 89 on page 230.

10.Added updated "Packaging Information" on page 12.

Changes from Rev. 2503B-10/02 to Rev. 2503C-10/02

1. Updated the "DC Characteristics" on page 285.

Changes from Rev. 2503A-03/02 to Rev. 2503B-10/02

- 1. Canged the endurance on the Flash to 10,000 Write/Erase Cycles.
- 2. Bit nr.4 ADHSM in SFIOR Register removed.
- 3. Added the section "Default Clock Source" on page 23.
- 4. When using External Clock there are some limitations regards to change of frequency. This is described in "External Clock" on page 29 and Table 117 on page 287.
- 5. Added a sub section regarding OCD-system and power consumption in the section "Minimizing Power Consumption" on page 32.
- 6. Corrected typo (WGM-bit setting) for:
 - "Fast PWM Mode" on page 73 (Timer/Counter0)
 - "Phase Correct PWM Mode" on page 74 (Timer/Counter0)
 - "Fast PWM Mode" on page 118 (Timer/Counter2)
 - "Phase Correct PWM Mode" on page 119 (Timer/Counter2)
- 7. Corrected Table 67 on page 162 (USART).
- 8. Updated V_{IL} , I_{IL} , and I_{IH} parameter in "DC Characteristics" on page 285.
- 9. Updated Description of OSCCAL Calibration Byte.

In the datasheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections:

Improved description of "Oscillator Calibration Register – OSCCAL" on page 28 and "Calibration Byte" on page 256.

- 10. Corrected typo in Table 42.
- 11. Corrected description in Table 45 and Table 46.
- 12. Updated Table 118, Table 120, and Table 121.





13. Added "Errata" on page 15.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-0

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®], and AVR Studio[®] are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Microsoft[®], Windows[®], Windows NT[®], and Windows XP[®] are the registered trademarks of Microsoft Corporation. Other terms and product names may be trademarks of others.

