SCBS157F - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

description

The 'ABT543A octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

LEBA		U ₂₄] v _{cc}								
OEBA	2	23	CEBA								
A1	[]3	22] B1								
A2	4	21	B2								
A3		20] B3								
A4	6	19] B4								
A5	[7	18] B5								
A6		17] B6								
A7	9	16] B7								
A8		15] B8								
CEAB	[] 11	14] LEAB								
GND	12	13	OEAB								

SN54ABT543A . . . JT OR W PACKAGE SN74ABT543A . . . DB, DW, NT, OR PW PACKAGE

(TOP VIFW)

SN54ABT543A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ABT543A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT543A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS157F - JANUARY 1991 - REVISED MAY 1997


FUNCTION TABLE[†]

	INPUTS									
CEAB	LEAB	OEAB	Α	В						
н	Х	Х	Х	Z						
Х	Х	Н	Х	Z						
L	Н	L	Х	в ₀ ‡						
L	L	L	L	L						
L	L	L	Н	Н						

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA. ‡Output level before the indicated steady-state

input conditions were established


logic symbol§



 $\$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see N Voltage range applied to any output in the high o	Note 1)	–0.5 V to 7 V
Current into any output in the low state, IO: SN5	54ABT543A	
SN7	74ABT543A	128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I _{OK} (V _O < 0)		
Package thermal impedance, θ_{JA} (see Note 2):	DB package	104°C/W
	DW package	81°C/W
	NT package	67°C/W
	PW package	120°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS157F - JANUARY 1991 - REVISED MAY 1997

recommended operating conditions (see Note 3)

			SN54AB	T543A	SN74AB	T543A	UNIT
		MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage				2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D			Т	A = 25°	2	SN54AB	T543A	SN74AB	T543A			
P/	ARAMETER	TEST CO	NDITIONS	MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 V$, $I_{I} = -18 mA$				-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5			
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		V	
VOH			I _{OH} = -24 mA	2			2				V	
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2			
Vai			I _{OL} = 48 mA			0.55		0.55			V	
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100						mV	
1.	Control inputs					±1		±1		±1		
łį	A or B ports $V_{CC} = 5.5 V$,		$V_{I} = V_{CC} \text{ or } GND$			±100		±100		±100	μA	
lоzн‡		V _{CC} = 5.5 V,	V _O = 2.7 V			10§		10§		10§	μA	
I _{OZL} ‡		V _{CC} = 5.5 V,	V _O = 0.5 V			-10§		-10§		–10§	μA	
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μA	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high		-	50		50		50	μΑ	
IO¶		V _{CC} = 5.5 V,	V _O = 2.5 V	-50*	-100	-180*	-50	-200	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high		1	250*		350		250	μA	
ICC	A or B ports	$I_{O} = 0,$	Outputs low		24	30*		34		30	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.5	250*		350		250	μA	
$\Delta I_{CC}^{\#}$ $V_{CC} = 5.5 V$, One i Other inputs at V_{CC}					1.5		1.5		1.5	mA		
Ci	Control inputs	VI = 2.5 V or 0.5 V			4						pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V	,		7						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$. [‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ This data sheet limit may vary among suppliers.

 \P Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS157F - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54ABT543A					
				V _{CC} =	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX					
tw	t _w Pulse duration, LEAB or LEBA low							ns
		Data before LEAB or LEBA↑	High	2.5		2.5		
.	Setup time		Low	3		3		ns
t _{su}	Setup time		High	2.5		2.5		
		Data before CEAB or CEBA		3		3		
t.	Hold time	Data after LEAB or LEBA↑	1		1			
th		Data after CEAB or CEBA↑		1		1		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN74ABT543A						
				V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX					
tw	t _W Pulse duration, LEAB or LEBA low							ns
		Data before LEAB or LEBA↑	High	3.5		3.5		
.	Setup time	Data belore LEAB of LEBAT	Low	3		3		ns
t _{su}	Setup time	Data before CEAB or CEBA↑	High	3.5		3.5	115	
		Data before CEAB or CEBA Low		3		3		
+	Hold time	Data after LEAB or LEBA↑	0.5		0.5			
th		Data after CEAB or CEBA↑		0.5		0.5		ns



SCBS157F - JANUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN5	4ABT54	I3A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC T	C = 5 V = 25°C	', ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
^t PLH	A or B	B or A	1.6†	4.4	4.4	1.6†	5.5	200
^t PHL	AUB	BUIA	1.6	4.4	5.1	1.6	6.2	ns
^t PLH	LEBA or LEAB	A or B	1.6†	4.1	5.1	1.6†	6.6	ns
^t PHL	LEDA OI LEAD	AUR	1.6	4.6	5.4	1.6	6.4	115
^t PZH	OEBA or OEAB	A or B	1.4	3.9	4.1	1.4	5.1	ns
^t PZL	OEBA OF OEAB		2	5	4.9	2	5.8	115
^t PHZ		A or B	2.5†	5.9	5.8	2.5†	6.9	ns
^t PLZ		AUD	2.5†	5.5	6.1	2.5†	7.6	115
^t PZH	CEBA or CEAB	A or B	1.4	3.9	4.7	1.4	5.6	ns
tPZL			2	5	5.7	2	6.2	115
^t PHZ	CEBA or CEAB	A or B	3.2†	5.9	6.5	3.2†	7.3	20
^t PLZ		AUB	2.5†	5.5	6.7	2.5†	7.8	ns

[†] This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN7	4ABT54	I3A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T/	CC = 5 V A = 25°C	!, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	A or B	B or A	1.8†	4.4	5.9	1.8†	6.9	ns
^t PHL	AUD	BUIA	1.9	4.4	5.9	1.9	6.9	115
tPLH	LEBA or LEAB	A or B	1.5†	4.1	5.6	1.5†	6.6	ns
^t PHL	LEDA UI LEAD	AUD	2.1	4.6	6.1	2.1	7.1	115
^t PZH		A or B	1.4	3.9	5.4	1.4	6.4	ns
t _{PZL}			2.5	5	6.5	2.5	7.5	113
^t PHZ	OEBA or OEAB	A or B	2.5†	5.9	7.4	2.5†	8.4	ns
^t PLZ		AUD	2.5†	5.5	7	2.5†	8	115
^t PZH	CEBA or CEAB	A or B	1.4	3.9	5.4	1.4	6.4	ns
tPZL	CEBA OF CEAB	AUB	2.5	5	6.5	2.5	7.5	115
^t PHZ	CEBA or CEAB	A or B	2.9†	5.9	7.4	2.9†	8.4	20
^t PLZ		AUD	2.4†	5.5	7	2.4†	8	ns

[†] This data sheet limit may vary among suppliers.



SN54ABT543A, SN74ABT543A OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS157F – JANUARY 1991 – REVISED MAY 1997

7 V **S1 500** Ω O Open From Output $\Lambda \Lambda \Lambda$ TEST **S**1 **Under Test** C GND Open tPLH/tPHL $C_1 = 50 \text{ pF}$ tPLZ/tPZL 7 V **500** Ω (see Note A) tPHZ/tPZH Open LOAD CIRCUIT 3 V 1.5 V **Timing Input** 0 V tw t_{su} th 3 V 3 V Input 1.5 V 1.5 V 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES PULSE DURATION 3 V 3 V Output 1.5 V 1.5 V Input 1.5 V 1.5 V Control 0 V 0 V ^tPZL ^tPHL ^tPLH ^tPLZ Output VOH 3.5 V Waveform 1 1.5 V 1.5 V 1.5 V Output VOI + 0.3 V S1 at 7 V VOL VOL (see Note B) ^tPHZ ^tPLH tPHL ---^tPZH ⁻ Output ۷он Vон Waveform 2 V_{OH} – 0.3 V 1.5 V 1.5 V 1.5 V Output S1 at Open ≈ 0 V VOL (see Note B) **VOLTAGE WAVEFORMS** VOLTAGE WAVEFORMS **PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





8-Oct-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9231402Q3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9231402Q3A SNJ54 ABT543AFK	Samples
5962-9231402QKA	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9231402QK A SNJ54ABT543AW	
5962-9231402QLA	LIFEBUY	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9231402QL A SNJ54ABT543AJT	
SN74ABT543ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB543A	Samples
SN74ABT543ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB543A	Samples
SN74ABT543ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT543A	Samples
SN74ABT543ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT543A	Samples
SN74ABT543ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT543A	Samples
SN74ABT543APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB543A	Samples
SN74ABT543APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB543A	Samples
SNJ54ABT543AFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9231402Q3A SNJ54 ABT543AFK	Samples
SNJ54ABT543AJT	LIFEBUY	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9231402QL A SNJ54ABT543AJT	
SNJ54ABT543AW	LIFEBUY	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9231402QK A SNJ54ABT543AW	

⁽¹⁾ The marketing status values are defined as follows:



www.ti.com

8-Oct-2017

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT543A, SN74ABT543A :

• Catalog: SN74ABT543A

Military: SN54ABT543A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PACKAGE OPTION ADDENDUM

8-Oct-2017

Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION	

*All dimensions a	re nominal
-------------------	------------

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT543ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74ABT543ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74ABT543APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT543ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74ABT543ADWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74ABT543APWR	TSSOP	PW	24	2000	367.0	367.0	38.0

MECHANICAL DATA

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



CERAMIC DUAL FLATPACK

W (R-GDFP-F24)



NOTES: A. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice. В.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated