

## SN65LVDS4 1.8-V High-Speed Differential Line Receiver

### 1 Features

- Designed for Signaling Rates up to:
  - 500-Mbps Receiver
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second)
- Operates From a 1.8-V or 2.5-V Core Supply
- Available in 1.5-mm x 2-mm UQFN Package
- Bus-Terminal ESD Exceeds 2 kV (HBM)
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV Into a 100-Ω Load
- Propagation Delay Times
  - 2.1 ns Typical Receiver
- Power Dissipation at 250 MHz
  - 40 mW Typical
- Requires External Failsafe
- Differential Input Voltage Threshold Less Than 50 mV
- Can Provide Output Voltage Logic Level (3.3-V LVTTTL, 2.5-V LVCMOS, 1.8-V LVCMOS) Based on External VDD Pin, Thus Eliminating External Level Translation

### 2 Applications

- Clock Distribution
- Wireless Base Stations
- Network Routers

### 3 Description


The SN65LVDS4 is a single, low-voltage, differential line receiver in a small-outline UQFN package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65LVDS4	UQFN (10)	1.50 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Typical Application Circuits



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.1 Overview .....	<b>12</b>
<b>2 Applications</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	<b>12</b>
<b>3 Description</b> .....	<b>1</b>	8.3 Feature Description .....	<b>12</b>
<b>4 Revision History</b> .....	<b>2</b>	8.4 Device Functional Modes .....	<b>13</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Application and Implementation</b> .....	<b>14</b>
<b>6 Specifications</b> .....	<b>3</b>	9.1 Application Information .....	<b>14</b>
6.1 Absolute Maximum Ratings .....	<b>3</b>	9.2 Typical Application .....	<b>15</b>
6.2 ESD Ratings .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>19</b>
6.3 Recommended Operating Conditions .....	<b>4</b>	<b>11 Layout</b> .....	<b>20</b>
6.4 Thermal Information .....	<b>4</b>	11.1 Layout Guidelines .....	<b>20</b>
6.5 Receiver Electrical Characteristics: $V_{CC} = 2.5\text{ V}$ .....	<b>5</b>	11.2 Layout Example .....	<b>23</b>
6.6 Receiver Electrical Characteristics: $V_{CC} = 1.8\text{ V}$ .....	<b>5</b>	<b>12 Device and Documentation Support</b> .....	<b>24</b>
6.7 Receiver Switching Characteristics: $V_{CC} = 2.5\text{ V}$ .....	<b>6</b>	12.1 Community Resources .....	<b>24</b>
6.8 Receiver Switching Characteristics: $V_{CC} = 1.8\text{ V}$ .....	<b>6</b>	12.2 Trademarks .....	<b>24</b>
6.9 Typical Characteristics .....	<b>7</b>	12.3 Electrostatic Discharge Caution .....	<b>24</b>
<b>7 Parameter Measurement Information</b> .....	<b>10</b>	12.4 Glossary .....	<b>24</b>
<b>8 Detailed Description</b> .....	<b>12</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>24</b>

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Original (July 2011) to Revision A

Page

- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ..... **1**

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
A	2	I	LVDS input, positive
B	3	I	LVDS input, negative
GND	1, 7	–	Ground
NC	4, 6, 9	–	No connect
R	8	O	1.8/2.5 LVCMOS/3.3 LVTTTL output
VCC	5	–	Core supply voltage
VDD	10	–	Output drive voltage

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT	
Supply voltage range, $V_{CC}$ <sup>(2)</sup>	–0.5	4	V	
Receiver output voltage logic level and driver input voltage logic level supply, $V_{DD}$	–0.5	4	V	
Input voltage range, $V_I$	(A or B)	–0.5	$V_{CC} + 0.3$	V
Output voltage, $V_O$	(R)	–0.5	$V_{DD} + 0.3$	V
Differential input voltage magnitude, $ V_{ID} $		1	V	
Receiver output current, $I_O$	–12	12	mA	
Continuous total power dissipation, $P_D$	See <a href="#">Thermal Information</a>			
Storage temperature (non operating)	–65	150	°C	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

## 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	2000
		Bus pins (A, B, Y, Z)	2000
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CC1.8}$	Core supply voltage	1.62	1.8	1.98	V
$V_{CC2.5}$	Core supply voltage	2.25	2.5	2.75	V
$V_{DD1.8}$	Output drive voltage	1.62	1.8	1.98	V
$V_{DD2.5}$	Output drive voltage	2.25	2.5	2.75	V
$V_{DD3.3}$	Output drive voltage	3	3.3	3.6	V
$T_A$	Operating free-air temperature	-40		85	°C
$ V_{ID} $	Magnitude of differential input voltage	0.15		0.6	V
$f_{op}$	Operating frequency range	10		250	MHz
$ V_{INMAX} $	Input voltage (any combination of input or common-mode voltage) See <sup>(1)</sup> Maximum Input Voltage, $V_{IN(max)}$ .	0		$V_{CC}$	V

- (1) Any combination of input or common-mode voltage should not be below 0 V or above  $V_{CC}$ .

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN65LVDS4	UNIT
		RSE (UQFN)	
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	171.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	71.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	64.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

### 6.5 Receiver Electrical Characteristics: $V_{CC} = 2.5\text{ V}$

over recommended operating conditions,  $V_{CC} = 2.5\text{ V}$ ,  $V_{ID} = 150\text{ mV}–600\text{ mV}$ ,  $V_{CM} = V_{ID}/2$  to  $V_{CC} - V_{ID}/2\text{ V}$ ,  $10\text{ pF}$  load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX	UNIT
$V_{ITH+}$	Positive-going differential input voltage threshold	See Figure 17, $V_{CC1.8}$ , $V_{CC2.5}$			50	mV
$V_{ITH-}$	Negative-going differential input voltage threshold	See Figure 17, $V_{CC1.8}$ , $V_{CC2.5}$	-50			mV
$V_{OH}$	High-level output voltage	$V_{DD} = 3.3\text{ V}$ , $I_{OH} = -8\text{ mA}$	$V_{DD} - 0.25$			V
		$V_{DD} = 2.5\text{ V}$ , $I_{OH} = -6\text{ mA}$	$V_{DD} - 0.25$			
		$V_{DD} = 1.8\text{ V}$ , $I_{OH} = -4\text{ mA}$	$V_{DD} - 0.25$			
$V_{OL}$	Low-level output voltage	$V_{DD} = 3.3\text{ V}$ , $I_{OL} = 8\text{ mA}$			0.25	V
		$V_{DD} = 2.5\text{ V}$ , $I_{OL} = 6\text{ mA}$			0.25	
		$V_{DD} = 1.8\text{ V}$ , $I_{OL} = 4\text{ mA}$			0.25	
$P_{static}$	Static power	No load, steady state, $V_{DD} = 3.3\text{ V}$ , $V_{ID+}$		22	28	mW
		No load, steady state, $V_{DD} = 2.5\text{ V}$ , $V_{ID+}$		20	25	
$C_I$	Input capacitance	$V_I = 0.4 \sin(4E6\pi t) + 0.5\text{ V}$		4		pF
$C_O$	Output capacitance	$V_I = 0.4 \sin(4E6\pi t) + 0.5\text{ V}$		4		pF

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as a minimum, is used in this data sheet.  
 (2) All typical values are at  $25^\circ\text{C}$ .

### 6.6 Receiver Electrical Characteristics: $V_{CC} = 1.8\text{ V}$

over recommended operating conditions,  $V_{CC} = 1.8\text{ V}$ ,  $V_{ID} = 150\text{ mV}–600\text{ mV}$ ,  $V_{CM} = V_{ID}/2$  to  $V_{CC} - V_{ID}/2\text{ V}$ ,  $10\text{ pF}$  load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX	UNIT
$V_{ITH+}$	Positive-going differential input voltage threshold	See Figure 17, $V_{CC1.8}$ , $V_{CC2.5}$			50	mV
$V_{ITH-}$	Negative-going differential input voltage threshold	See Figure 17, $V_{CC1.8}$ , $V_{CC2.5}$	-50			mV
$V_{OH}$	High-level output voltage	$V_{DD} = 3.3\text{ V}$ , $I_{OH} = -8\text{ mA}$	$V_{DD} - 0.25$			V
		$V_{DD} = 2.5\text{ V}$ , $I_{OH} = -6\text{ mA}$	$V_{DD} - 0.25$			
		$V_{DD} = 1.8\text{ V}$ , $I_{OH} = -4\text{ mA}$	$V_{DD} - 0.25$			
$V_{OL}$	Low-level output voltage	$V_{DD} = 3.3\text{ V}$ , $I_{OL} = 8\text{ mA}$			0.25	V
		$V_{DD} = 2.5\text{ V}$ , $I_{OL} = 6\text{ mA}$			0.25	
		$V_{DD} = 1.8\text{ V}$ , $I_{OL} = 4\text{ mA}$			0.25	
$P_{static}$	Static power	No load, steady state, $V_{DD} = 3.3\text{ V}$ , $V_{ID+}$		18	21	mW
		No load, steady state, $V_{DD} = 2.5\text{ V}$ , $V_{ID+}$		16	19	
		No load, steady state, $V_{DD} = 1.8\text{ V}$ , $V_{ID+}$		13	16	
$C_I$	Input capacitance	$V_I = 0.4 \sin(4E6\pi t) + 0.5\text{ V}$		4		pF
$C_O$	Output capacitance	$V_I = 0.4 \sin(4E6\pi t) + 0.5\text{ V}$		4		pF

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as a minimum, is used in this data sheet.  
 (2) All typical values are at  $25^\circ\text{C}$ .

### 6.7 Receiver Switching Characteristics: $V_{CC} = 2.5\text{ V}$

over recommended operating conditions,  $V_{CC} = 2.5\text{ V}$ ,  $V_{ID} = 150\text{ mV}–600\text{ mV}$ ,  $V_{CM} = V_{ID}/2$  to  $V_{CC} - V_{ID}/2\text{ V}$ ,  $10\text{ pF}$  load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 10\text{ pF}$ , See <a href="#">Figure 19</a>		2.5	3.3	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			2.5	3.3	ns
$t_{sk(p)}$	Pulse skew ( $ t_{pHL} - t_{pLH} $ ) <sup>(2)</sup>				240	ps
$t_r$	Output signal rise time		$V_{DD} = 3.3\text{ V}$		550	ps
			$V_{DD} = 2.5\text{ V}$		600	
$t_f$	Output signal fall time		$V_{DD} = 3.3\text{ V}$		550	ps
		$V_{DD} = 2.5\text{ V}$		600		
$t_{jit}$	Residual jitter added	Carrier frequency = 122.8 MHz, input signal amplitude = 500 mVpp sine wave, integration bandwidth for rms jitter = 20 khz-20 MHz, VDD = 2.5 V		370		fs

(1) All typical values are at 25°C.

(2)  $t_{sk(p)}$  is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

### 6.8 Receiver Switching Characteristics: $V_{CC} = 1.8\text{ V}$

over recommended operating conditions,  $V_{CC} = 1.8\text{ V}$ ,  $V_{ID} = 150\text{ mV}–600\text{ mV}$ ,  $V_{CM} = V_{ID}/2$  to  $V_{CC} - V_{ID}/2\text{ V}$ ,  $10\text{ pF}$  load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 10\text{ pF}$ , See <a href="#">Figure 19</a>		3.2	3.8	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3.2	3.8	ns
$t_{sk(p)}$	Pulse skew ( $ t_{pHL} - t_{pLH} $ ) <sup>(2)</sup>				240	ps
$t_r$	Output signal rise time		$V_{DD} = 3.3\text{ V}$		550	ps
			$V_{DD} = 2.5\text{ V}$		600	
			$V_{DD} = 1.8\text{ V}$		750	
$t_f$	Output signal fall time	$V_{DD} = 3.3\text{ V}$		550	ps	
		$V_{DD} = 2.5\text{ V}$		600		
		$V_{DD} = 1.8\text{ V}$		750		
$t_{jit}$	Residual jitter added	Carrier frequency = 122.8 MHz, input signal amplitude = 500 mVpp sine wave, integration bandwidth for rms jitter = 20 khz-20 MHz, VDD = 1.8 V		370		fs

(1) All typical values are at 25°C.

(2)  $t_{sk(p)}$  is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

### 6.9 Typical Characteristics

VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA = 25°C, unless otherwise noted




Figure 1. High-Level Output Voltage vs. High-Level Output Current




Figure 2. Low-Level Output Voltage vs. Low-Level Output Current




Figure 3. High- to Low-Level Propagation Delay Time vs. Free-Air Temperature




Figure 4. Low- to High-Level Propagation Delay Time vs. Free-Air Temperature




Figure 5. Rise Time vs. Capacitive Load




Figure 6. Fall Time vs. Capacitive Load

### Typical Characteristics (continued)

VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA = 25°C, unless otherwise noted




Figure 7. Supply Current vs. Frequency




Figure 8. Supply Current vs. Temperature




Figure 9. Pulse Skew vs. Temperature




Figure 10. Pulse Skew vs. Common-Mode Voltage




Figure 11. Pulse Skew vs. Differential Input Voltage




Figure 12. Propagation Delay, Low-to-High vs. Common-Mode Voltage



Typical Characteristics (continued)

VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA = 25°C, unless otherwise noted




Figure 13. Propagation Delay, Low-to-High vs. Differential Input Voltage




Figure 14. Propagation Delay, High-to-Low vs. Common-Mode Voltage




Figure 15. Propagation Delay, High-to-Low vs. Differential Input Voltage






Figure 16. Power vs. Frequency

## 7 Parameter Measurement Information




**Figure 17. Receiver Voltage and Current Definitions**



† Remove for testing LVDT device.

NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.




NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.

S0481-01

**Figure 18.  $V_{IT+}$  and  $V_{IT-}$  Input Voltage Threshold Test Circuit and Definitions**

Parameter Measurement Information (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1 \text{ ns}$ , pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2 \text{ ns}$ .  $C_L$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 19. Receiver Timing Test Circuit and Waveforms

## 8 Detailed Description

### 8.1 Overview

The SN65LVDS4 device is a single-channel LVDS line receiver. It operates from two power supplies, VCC which is the core power supply and VDD which is the output drive power supply. The input signal to the SN65LVDS4 is a differential LVDS signal. The output of the device can be 3.3V LVTTTL, 2.5V LVCMOS or 1.8V LVCMOS. This LVDS receiver requires  $\pm 50$  mV of input signal to determine the correct state of the received signal. The SN65LVDS4 can be used in a point-to-point system or in a multidrop system.

### 8.2 Functional Block Diagram




### 8.3 Feature Description

#### 8.3.1 Failsafe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that the output logic state can be indeterminate when the differential input voltage is between  $-50$  mV and  $50$  mV and within its recommended input common-mode voltage range.

Open circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, TI recommends to have an external failsafe solution as shown in Figure 20. In the external failsafe solution, the A side is pulled to V<sub>CC</sub> via a weak pullup resistor and the B side is pulled down via a weak pulldown resistor. This creates a voltage offset and prevents the receiver from switching based on noise.



**Figure 20. Open-Circuit Failsafe of the LVDS Receiver**

##### 8.3.1.1 R1 and R3 Calculation With VCC = 1.8 V

- Assume that an external failsafe bias of 25 mV is desired
- Bias current in this case is  $= 25 \text{ mV}/100 \Omega = 250 \mu\text{A}$
- Next, determine the total resistance from VCC to ground  $= 1.8 \text{ V}/250 \mu\text{A} = 7.2 \text{ k}\Omega$
- Keeping the common mode bias of 1.25 V to the receiver, the value of  $R3 = 1.25 \text{ V}/250 \mu\text{A} = 5 \text{ k}\Omega$
- Thus,  $R1 = 2.2 \text{ k}\Omega$


## Feature Description (continued)

### 8.3.1.2 R1 and R3 Calculation With VCC = 2.5 V

- Assume that an external failsafe bias of 25 mV is desired
- Bias current in this case is = 25 mV/100 Ω = 250 μA
- Next, determine the total resistance from VCC to ground = 2.5 V/250 μA = 10 kΩ
- Keeping the common mode bias of 1.25 V to the receiver, the value of R3 = 1.25 V/250 μA = 5 kΩ
- Thus, R1 = 5 kΩ

## 8.4 Device Functional Modes

### 8.4.1 Maximum Input Voltage, V<sub>IN(max)</sub>



**V<sub>CC2.5</sub>** (Note: Worst-Case VCC = 2.5 – 10% = 2.25 V)

VIA (V)	VIB (V)	VID (mV)	VICM (V)
1.25	1.2	50	1.225
1.2	1.25	50	1.225
2.2	<b>2.25</b>	50	2.225
<b>2.25</b>	2.2	50	2.225
0.05	0	50	0.025
0	0.05	50	0.025

**V<sub>CC2.5</sub>** (Note: Worst-Case VCC = 2.5 – 10% = 2.25 V)

VIA (V)	VIB (V)	VID (mV)	VICM (V)
1.5	0.9	600	1.2
0.9	1.5	600	1.2
1.65	<b>2.25</b>	600	1.95
<b>2.25</b>	1.65	600	1.95
0.6	0	600	0.3
0	0.6	600	0.3

**V<sub>CC1.8</sub>** (Note: Worst-Case VCC = 1.8 – 10% = 1.62 V)

VIA (V)	VIB (V)	VID (mV)	VICM (V)
1.25	1.2	50	1.225
1.2	1.25	50	1.225
1.57	<b>1.62</b>	50	1.595
<b>1.62</b>	1.57	50	1.595
0.05	0	50	0.025
0	0.05	50	0.025

**V<sub>CC1.8</sub>** (Note: Worst-Case VCC = 1.8 – 10% = 1.62 V)


VIA (V)	VIB (V)	VID (mV)	VICM (V)
1.5	0.9	600	1.2
0.9	1.5	600	1.2
1.02	<b>1.62</b>	600	1.32
<b>1.62</b>	1.02	600	1.32
0.6	0	600	0.3
0	0.6	600	0.3

Figure 21. Maximum Input Voltage Combination Allowed

Table 1. Function Table

INPUTS	OUTPUT <sup>(1)</sup>
$V_{ID} = V_A - V_B$	R
$V_{ID} \geq 50$ mV	H
$V_{ID} \leq -50$ mV	L

(1) H = high level, L = low level, ? = indeterminate



**Figure 22. Receiver Equivalent Input and Output Schematic Diagrams**

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN65LVDS4 device is a single-channel LVDS line receiver. This device is generally useful for building blocks for high-speed, point-to-point, data transmission where ground differences are less than 1 V. LVDS drivers and receivers provide high-speed signaling rates that are often implemented with ECL class devices without the ECL power and dual-supply requirements.

## 9.2 Typical Application

The most basic application for LVDS buffers, as found in this data sheet, is for point-to-point communications of digital data, as shown in Figure 23.




Figure 23. Point-to-point Topology

A point-to-point communications channel has a single transmitter (driver) and a single receiver. This communications topology is often referred to as simplex. In Figure 23 the driver receives a single-ended input signal and the receiver outputs a single-ended recovered signal. The LVDS driver converts the single-ended input to a differential signal for transmission over a balanced interconnecting media of 100-Ω characteristic impedance. The conversion from a single-ended signal to an LVDS signal retains the digital data payload while translating to a signal whose features are more appropriate for communication over extended distances or in a noisy environment.

## Typical Application (continued)

### 9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#).

**Table 2. Design Parameters**

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage ( $V_{CCD}$ )	3.0 to 3.6 V
Driver Input Voltage	0.8 to 3.3 V
Driver Signaling Rate	DC to 500 Mbps
Interconnect Characteristic Impedance	100 $\Omega$
Termination Resistance	100 $\Omega$
Number of Receiver Nodes	1
Receiver Supply Voltage ( $V_{CCR}$ )	1.8 to 2.5 V
Receiver Output Drive Voltage (VDDR)	0 to 3.6 V
Receiver Input Voltage	0 to 24 V
Receiver Signaling Rate	DC to 500 Mbps
Ground shift between driver and receiver	$\pm 1$ V

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Receiver Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very-low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10  $\mu\text{F}$  to 1000  $\mu\text{F}$ ) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one should resort to the use of smaller capacitors (nF to  $\mu\text{F}$  range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by the following formula according to Johnson<sup>(1)</sup>, equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 200 mV; however, this figure varies depending on the noise budget available in your design.<sup>(1)</sup>

$$C_{\text{chip}} = \left( \frac{\Delta I_{\text{Maximum Step Change Supply Current}}}{\Delta V_{\text{Maximum Power Supply Noise}}} \right) \times T_{\text{Rise Time}} \quad (1)$$

$$C_{\text{LVDS}} = \left( \frac{1\text{A}}{0.2\text{V}} \right) \times 200 \text{ ps} = 0.001 \mu\text{F} \quad (2)$$

The following example lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10  $\mu\text{F}$ ) and the value of capacitance found above (0.001  $\mu\text{F}$ ). You should place the smallest value of capacitance as close as possible to the chip.



**Figure 24. Recommended LVDS Receiver Capacitor Layout**

(1) Howard Johnson & Martin Graham. 1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.



### 9.2.2.2 Receiver Input Voltage

A standard-compliant LVDS driver output is a 1.2-V common-mode voltage, with a nominal differential output signal of 340 mV. This 340 mV is the absolute value of the differential swing ( $V_{OD} = |V^+ - V^-|$ ). The peak-to-peak differential voltage is twice this value, or 680 mV.

### 9.2.2.3 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces. The nominal characteristic impedance of the interconnect should be between 100  $\Omega$  and 120  $\Omega$  with a variation of no more than 10% (90  $\Omega$  to 132  $\Omega$ ).

### 9.2.2.4 PCB Transmission Lines

As per SNLA187, Figure 25 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 25 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent; for example,  $S$  is less than  $2W$ , the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.




Figure 25. Controlled-Impedance Transmission Lines


### 9.2.2.5 Termination Resistor

An LVDS communication channel employs a current source driving a transmission line which is terminated with a resistive load. This load serves to convert the transmitted current into a voltage at the receiver input. To ensure incident wave switching (which is necessary to operate the channel at the highest signaling rate), the termination resistance should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistance is within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100- $\Omega$  impedance, the termination resistance should be between 90 and 110  $\Omega$ .

The line termination resistance should be located as close as possible to the receiver, thereby minimizing the stub length from the resistor to the receiver. The limiting case would be to incorporate the termination resistor into the receiver.

While we talk in this section about point-to-point communications, a word of caution is useful when a multidrop topology is used. In such topologies, line termination resistors are to be located only at the end(s) of the transmission line.

### 9.2.3 Application Curves



**Figure 26. SN65LVDS4 Operating at 500 Mbps**

## 10 Power Supply Recommendations

There are two power supplies in SN65LVDS4, VCC which is the core power supply and VDD which is the output drive power supply. For proper device operation it is recommended that VCC should be powered up first and then VDD or VCC applied at the same time as VDD (VCC and VDD tied together). It is also recommended that VCC should be equal to or less than VDD as shown in [Table 3](#).

**Table 3. Power Supply Acceptable Combinations**


VCC (V)	VDD (V)	Recommended
1.8	1.8	yes
1.8	2.5	yes
1.8	3.3	yes
2.5	1.8	no
2.5	2.5	yes
2.5	3.3	yes

## 11 Layout

### 11.1 Layout Guidelines


#### 11.1.1 Microstrip vs. Stripline Topologies

As per [SLLD009](#), printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in [Figure 27](#).



**Figure 27. Microstrip Topology**

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing LVDS signals on microstrip transmission lines, if possible. The PCB traces allow designers to specify the necessary tolerances for  $Z_0$  based on the overall noise budget and reflection allowances. Footnotes 1<sup>(1)</sup>, 2<sup>(2)</sup>, and 3<sup>(3)</sup> provide formulas for  $Z_0$  and  $t_{PD}$  for differential and single-ended traces. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>



**Figure 28. Stripline Topology**

#### 11.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers™ 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62  $\mu\text{m}$  or 0.0003 in (minimum).
- Copper plating should be 25.4  $\mu\text{m}$  or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

#### 11.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you must decide how many levels to use in the stack. To reduce the TTL/CMOS to LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in [Figure 29](#).

(1) Howard Johnson & Martin Graham. 1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.

(2) Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.

(3) Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.

Layout Guidelines (continued)




Figure 29. Four-Layer PCB Board

NOTE

The separation between layers 2 and 3 should be 127 μm (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in Figure 30.




Figure 30. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.

11.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low noise coupling requires close coupling between the differential pair of an LVDS link to benefit from the electromagnetic field cancellation. The traces should be 100-Ω differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces must be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.




Figure 31. 3-W Rule for Single-Ended and Differential Traces (Top View)

You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.


## Layout Guidelines (continued)

### 11.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

### 11.1.6 Decoupling

Each power or ground lead of a high-speed device should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. Ideally, via placement is immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer to the top of the board reduces the effective via length and its associated inductance.



**Figure 32. Low Inductance, High-Capacitance Power Connection**

Bypass capacitors should be placed close to  $V_{DD}$  pins. They can be placed conveniently near the corners or underneath the package to minimize the loop area. This extends the useful frequency range of the added capacitance. Small-physical-size capacitors, such as 0402 or even 0201, or X7R surface-mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground plane through vias tangent to the pads of the capacitor as shown in [Figure 33\(a\)](#).

An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03  $\mu$ F, and 0.1  $\mu$ F are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB. Refer back to [Figure 5-1](#) for some examples. Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center pad must be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the small Surface Mount Technology (SMT) package. Placing vias around the perimeter of the pad connection ensures proper heat spreading and the lowest possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND planes (as shown in [Figure 25](#)) creates multiple paths for heat transfer. Often thermal PCB issues are the result of one device adding heat to another, resulting in a very high local temperature. Multiple paths for heat transfer minimize this possibility. In many cases the GND pad that is so important for heat dissipation makes the optimal decoupling layout impossible to achieve due to insufficient pad-to-pad spacing as shown in [Figure 33\(b\)](#). When this occurs, placing the decoupling capacitor on the backside of the board keeps the extra inductance to a minimum. It is important to place the  $V_{DD}$  via as close to the device pin as possible while still allowing for sufficient solder mask coverage. If the via is left open, solder may flow from the pad and into the via barrel. This will result in a poor solder connection.

## Layout Guidelines (continued)



Figure 33. Typical Decoupling Capacitor Layouts

### 11.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in Figure 34.




Figure 34. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in Figure 35. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.




Figure 35. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.

## 12 Device and Documentation Support

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.2 Trademarks

E2E is a trademark of Texas Instruments.

Rogers is a trademark of Rogers Corporation.

All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS4RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	QXB	<a href="#">Samples</a>
SN65LVDS4RSET	ACTIVE	UQFN	RSE	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	QXB	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS4RSER	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1
SN65LVDS4RSET	UQFN	RSE	10	250	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS4RSER	UQFN	RSE	10	3000	202.0	201.0	28.0
SN65LVDS4RSET	UQFN	RSE	10	250	202.0	201.0	28.0

RSE (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD




4207268-3/D 01/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. This package complies to JEDEC MO-288 variation UDFD.

RSE (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.