
SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

- Improved Stability Over Supply Voltage and Temperature Ranges
- Constant-Current Outputs
- High Speed
- Standard Supply Voltages
- High Output Impedance
- High Common-Mode Output Voltage Range ...-3 V to 10 V
- TTL-Input Compatibility
- Inhibitor Available for Driver Selection
- Glitch Free During Power Up/Power Down
- SN75112 and External Circuit Meets or Exceeds the Requirements of CCITT Recommendation V.35

description/ordering information

The SN55110A, SN75110A, and SN75112 dual line drivers have improved output current regulation with supply-voltage and temperature variations. In addition, the higher current of the SN75112 (27 mA) allows data to be transmitted over longer lines. These drivers offer optimum performance when used with the SN55107A, SN75107A, and SN75108A line receivers.



NC - No internal connection

TA	PACKA	.GE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		Tube of 05	SN75110AN	SN75110AN		
	PDIP (N)	Tube of 25	SN75112N	SN75112N		
		Tube of 50	SN75110AD	- SN75110A - SN75112		
0°C to 70°C		Reel of 2500	SN75110ADR	SIN75TTUA		
	SOIC (D)	Tube of 50	SN75112D	0175440		
		Reel of 2500	SN75112DR	SN75112		
	SOP (NS)	Reel of 2000	SN75110ANSR	SN75110A		
		Tube of 05	SN55110AJ	SN55110AJ		
55°C to 125°C	CDIP (J)	Tube of 25	SNJ55110AJ	SNJ55110AJ		
–55°C to 125°C	CFP (W)	Tube of 150	SNJ55110AW	SNJ55110AW		
	LCCC (FK)	Tube of 55	SNJ55110AFK	SNJ55110AFK		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated On products compliant to MIL-PRF-3853s, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

description/ordering information (continued)

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the three drivers is in the output-current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by low logic levels on the enable inputs. The output current nominally is 12 mA for the '110A devices and is 27 mA for the SN75112.

The enable/inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor (enable D), common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode, $I_{O(off)}$, is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high. The output impedance of a transistor is biased to cutoff.

The driver outputs have a common-mode voltage range of -3 V to 10 V, allowing common-mode voltage on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2 V for high-logic-level input conditions and 0.8 V for low-logic-level input conditions. These tests ensure 400-mV noise margin when interfaced with TTL Series 54/74 devices.

The SN55110A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75110A and SN75112 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)							
LO			BLE UTS	OUTP	UTS†		
Α	В	С	D	Y	Z		
Х	Х	L	Х	Off	Off		
Х	Х	Х	L	Off	Off		
L	Х	Н	Н	On	Off		
Х	L	Н	Н	On	Off		
Н	Н	Н	Н	Off	On		


H = high level, L = low level, X = irrelevant

[†] When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.



SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

schematic (each driver)



Pin numbers shown are for the D, J, N, NS, and W packages.



SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage: V _{CC+} (see Note 1) V _{CC-} (see Note 1)		
Input voltage, V_1		5.5 V
Output voltage range, VO		
Package thermal impedance, θ_{JA} (see Notes 2 and 3)		
	N package	80°C/W
	NS package	
Package thermal impedance, θ_{JC} (see Notes 4 and 5)	: FK package	13.42°C/W
	J package	15.05°C/W
	W package	14.65°C/W
Operating virtual junction temperature		150°C
Case temperature for 60 seconds: FK package		260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60		
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(max) T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 5. The package thermal impedance is calculated in accordance with MIL-STD-883.

recommended operating conditions (see Note 6)

		s	N55110A	A Contraction	-	N75110/ SN75112		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} +	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{CC} -	Supply voltage	-4.5	-5	-5.5	-4.75	-5	-5.25	V
	Positive common-mode output voltage	0		10	0		10	V
	Negative common-mode output voltage	0		-3	0		-3	V
VIH	High-level input voltage	2			2			V
VIL	Low-level output voltage			0.8			0.8	V
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 6: When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.



SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	ER	TEST CON	DITIONS [†]	-	N55110A		5	SN75112		UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK Input clamp voltage			$V_{CC\pm} = MIN,$	I _L = -12 mA		-0.9	-1.5		-0.9	-1.5	V	
			$V_{CC\pm} = MAX,$	V _O = 10 V		12	15		27	40		
IO(on) On-state output current		00	$V_{CC} = MIN \text{ to MAX},$ $V_{O} = -1 \text{ V to 1 V}, T_{A} = 25^{\circ}C$				24	28	32	mA		
			$V_{CC\pm} = MIN,$	$V_{O} = -3 V$	6.5	12		15	27			
IO(off)	Off-state outp	ut current	$V_{CC\pm} = MIN,$	V _O = 10 V			100			100	μΑ	
	Input current	A, B, or C inputs					1			1		
II.	at maximum input voltage	D input	$V_{CC\pm} = MAX,$	V _I = 5.5 V			2			2	mA	
	High-level	A, B, or C inputs					40			40		
IН	input current	D input	$V_{CC\pm} = MAX,$	$V_{I} = 2.4 V$			80			80	μA	
	Low-level	A, B, or C inputs	V _{CC±} = MAX,	N 0.4 M			-3			-3		
۱	input current	D input		v] = 0.4 V			-6			-6	mA	
I _{CC+(on)}	Supply curren with driver ena		$V_{CC\pm} = MAX$, A and B inputs a C and D inputs a	,		23	35		25	40	mA	
Supply current from V _{CC} – I _{CC} –(on) with driver enabled		$V_{CC\pm} = MAX$, A and B inputs a C and D inputs a			-34	-50		-65	-100	mA		
ICC+(off) Supply current from V _{CC} - with driver inhibited		$V_{CC\pm} = MAX,$ A, B, C, and D in	nputs at 0.4 V		21			30		mA		
$I_{CC-(off)}$ Supply current from $V_{CC\pm}$ with driver inhibited		$V_{CC\pm} = MAX,$ A, B, C, and D in	nputs at 0.4 V		-17			-32		mA		

[†] For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions. [‡] All typical values are at $V_{CC+} = 5 V$, $V_{CC-} = -5 V$, $T_A = 25^{\circ}C$.

switching characteristics, V_{CC\pm} = ± 5 V, T_A = 25°C (see Figure 1)


PARAMETER§	FROM (INPUT)	TO (OUTPUT)	TEST COM	NDITIONS	MIN	ТҮР	МАХ	UNIT
^t PLH	A an D	V or Z	0. 40 = 5	D. 50.0		9	15	
^t PHL	A or B	Y or Z	C _L = 40 pF,	R _L = 50 Ω,		9	15	ns
^t PLH	C or D	Y or Z	$C_{\rm L} = 40 \rm pE$	R ₁ = 50 Ω,		16	25	20
^t PHL	COLD	FOLZ	C _L = 40 pF,	KL = 50 32,		13	25	ns

 $\ensuremath{\$\xspace{1.5}\xs$

tpHL = propagation delay time, high- to low-level output



SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004



PARAMETER MEASUREMENT INFORMATION

NOTES: A. $\ensuremath{\mathsf{C}}_L$ includes probe and jig capacitance.

B. The pulse generators have the following characteristics: $Z_0 = 50 \ \Omega$, $t_r = t_f = 10 \pm 5 \text{ ns}$, $t_{W1} = 500 \text{ ns}$, PRR $\leq 1 \text{ MHz}$, $t_{W2} = 1 \ \mu\text{s}$, PRR $\leq 500 \text{ kHz}$.


C. For simplicity, only one channel and the enable connections are shown.

Figure 1. Test Circuit and Voltage Waveforms



SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

TYPICAL CHARACTERISTICS





SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

APPLICATION INFORMATION

special pulse-control circuit

Figure 4 shows a circuit that can be used as a pulse-generator output or in many other testing applications.




Figure 4. Pulse-Control Circuit



SLLS106G - DECEMBER 1975 - REVISED NOVEMBER 2004

APPLICATION INFORMATION


using the SN75112 as a CCITT-recommended V.35 line driver

The SN75112 dual line driver, the SN75107A dual line receiver, and some external resistors can be used to implement the data-interchange circuit of CCITT recommendation V.35 (1976) modem specification. The circuit of one channel is shown in Figure 5 and meets the requirement of the interface as specified by Appendix 11 of CCITT V.35 and is summarized in Table 1 (V.35 has been replaced by ITU V.11).

GENERATOR	MIN	MAX	UNIT
Source impedance, Z _{SOURCE}	50	150	Ω
Resistance to ground, R	135	165	Ω
Differential output voltage, VOD	440	660	mV
10% to 90% rise time, tr	40		ns
or		0.01 imesui†	
Common-mode output voltage, V_{OC}	-0.6	0.6	V
LOAD (RECEIVER)	MIN	MAX	UNIT
Input impedance, ZI	90	110	Ω
Resistance to ground, R	135	165	Ω

Table 1	CCITT	V 35	Flectrical	Rec	uirements
	COLLE	v.55	Electrical	reu	luirements

[†] ui = unit interval or minimum signal-element pulse duration









17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-87547012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87547012A SNJ55 110AFK	Samples
5962-8754701CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8754701CA SNJ55110AJ	Samples
5962-8754701DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8754701DA SNJ55110AW	Samples
SN55110AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN55110AJ	Samples
SN75110AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75110A	Samples
SN75110ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75110A	Samples
SN75110ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75110A	Samples
SN75110ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75110A	Samples
SN75110AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75110AN	Samples
SN75110ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75110A	Samples
SN75112D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75112	Samples
SN75112DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75112	Samples
SN75112N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75112N	Samples
SNJ55110AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87547012A SNJ55 110AFK	Samples
SNJ55110AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8754701CA SNJ55110AJ	Samples
SNJ55110AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8754701DA	Samples



17-Mar-2017

Orderable Device	Status	Package Type Package	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	Drawing	Qty	(2)	(6)	(3)		(4/5)	
								SNJ55110AW	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55110A, SN75110A :



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017

Catalog: SN75110A

Military: SN55110A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75110ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75110ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75110ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75112DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75110ADR	SOIC	D	14	2500	333.2	345.9	28.6
SN75110ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN75110ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN75112DR	SOIC	D	14	2500	367.0	367.0	38.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated