

LMC7215/LMC7215-Q1/LMC7225 Micro-Power, Rail-to-Rail CMOS Comparators with Push-**Pull/Open-Drain Outputs**

Check for Samples: LMC7215, LMC7225

FEATURES

(Typical Unless Otherwise Noted)

- Ultra Low Power Consumption 0.7 µA
- Wide Range of Supply Voltages 2V to 8V
- Input Common-Mode Range Beyond V⁺ and V⁻
- **Open Collector and Push-Pull Output**
- High Output Current Drive: (@ $V_S = 5V$) 45 mA
- Propagation Delay (@ $V_S = 5V$, 10 mV Overdrive) 25 µs
- Tiny 5-Pin SOT-23 Package
- Latch-up Resistance >300 mA
- LMC7215-Q1 is an Automotive Grade Product that is AEC-Q100 Grade 3 Qualified.

APPLICATIONS

- **Laptop Computers**
- **Mobile Phones**
- **Metering Systems**
- **Hand-held Electronics**
- **RC Timers**
- **Alarm and Monitoring Circuits**
- **Window Comparators, Multivibrators**
- **Automotive**

Connection Diagrams




Figure 1. 8-Pin SOIC (Top View)

DESCRIPTION

The LMC7215/LMC7215-Q1/LMC7225 are ultra low power comparators with a maximum of 1 µA power supply current. They are designed to operate over a wide range of supply voltages, from 2V to 8V.

LMC7215/LMC7215-Q1/LMC7225 greater than rail-to-rail common mode voltage range. This is a real advantage in single supply applications.

The LMC7215 features a push-pull output stage. This feature allows operation with absolute minimum amount of power consumption when driving any load.

The LMC7225 features an open drain output. By connecting an external resistor, the output of the comparator can be used as a level shifter to any desired voltage to as high as 15V.

The LMC7215/LMC7215-Q1/LMC7225 are designed for systems where low power consumption is the critical parameter.

Ensured operation over the full supply voltage range of 2.7V to 5V and rail-to-rail performance makes this comparator ideal for battery-powered applications.




Figure 2. 5-Pin SOT-23 (Top View)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

7		
ESD Tolerance (3)	2 kV	
Differential Input Voltage	V ⁺ +0.3V, V [−] −0.3V	
Voltage at Input/Output Pin	V ⁺ +0.3V, V [−] −0.3V	
Supply Voltage (V+-V-)		10V
Current at Input Pin	±5 mA	
Current at Output Pin (4)		±30 mA
Current at Power Supply Pin		40 mA
Lead Temperature	(soldering, 10 sec)	260°C
Storage Temperature Range	−65°C to +150°C	
Junction Temperature (5)	150°C	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (5) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Operating Ratings (1)

Supply Voltage	2V ≤ V _{CC} ≤ 8V	
Temperature Range (2)	−40°C to +85°C	
Package Thermal Resistance (θ _{JA})	8-Pin SOIC	165°C/W
	5-Pin SOT-23	325°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

2.7V to 5V Electrical Characteristics

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$, $V^+ = 2.7V$ to 5V, $V^- = 0V$, $V_{CM} = V_O = V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7215 Limit ⁽²⁾	LMC7225 Limit ⁽²⁾	Units
V	Innut Offact Valtage		1	6	6	mV
Vos	Input Offset Voltage			8	8	max
TCV _{OS}	Input Offset Voltage Average Drift		2			μV/°C
I _B	Input Current		5			fA
Ios	Input Offset Current		1			fA
CMRR	Common Mode Rejection Ratio	See (3)	80	60	60	dB min

- (1) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (2) All limits are specified by testing or statistical analysis.
- (3) CMRR measured at $V_{CM} = 0V$ to 2.5V and 2.5V to 5V when $V_S = 5V$, $V_{CM} = 0.2V$ to 1.35V and 1.35V to 2.7V when $V_S = 2.7V$. This eliminates units that have large V_{OS} at the V_{CM} extremes and low or opposite V_{OS} at $V_{CM} = V_S/2$.

Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated



2.7V to 5V Electrical Characteristics (continued)

Unless otherwise specified, all limits specified for $T_J = 25^{\circ}C$, $V^+ = 2.7V$ to 5V, $V^- = 0V$, $V_{CM} = V_O = V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7215 Limit ⁽²⁾	LMC7225 Limit ⁽²⁾	Units	
PSRR	Power Supply Rejection Ratio	V ⁺ = 2.2V to 8V	90	60	60	dB min	
A _V	Voltage Gain		140			dB	
		V ⁺ = 2.7V	3.0	2.9	2.9	V	
		CMRR > 50 dB		2.7	2.7	min	
		V ⁺ = 2.7V	-0.2	0.0	0.0	V	
OM/D	Input Common-Mode Voltage	CMRR > 50 dB		0.2	0.2	max	
CMVR	Range	V ⁺ = 5.0V	5.3	5.2	5.2	V	
		CMRR > 50 dB		5.0	5.0	min	
		V ⁺ = 5.0V	-0.3	-0.2	-0.2	V	
		CMRR > 50 dB		0.0	0.0	max	
		V ⁺ = 2.2V	2.05	1.8	NA	V	
	Output Voltage High	I _{OH} = 1.5 mA		1.7		min	
.,		V ⁺ = 2.7V	2.05	2.3	NA	V	
V_{OH}		I _{OH} = 2.0 mA		2.2		min	
		V ⁺ = 5.0V	4.8	4.6	NA	V	
		I _{OH} = 4.0 mA		4.5		min	
		V ⁺ = 2.2V	0.17	0.4	0.4	V	
		I _{OH} = 1.5 mA		0.5	0.5	max	
.,	0 / 11/1	V ⁺ = 2.7V	0.17	0.4	0.4	V	
V_{OL}	Output Voltage Low	I _{OH} = 2.0 mA		0.5	0.5	max	
		V ⁺ = 5.0V	0.2	0.4	0.4	V	
		I _{OH} = 4.0 mA		0.5	0.5	max	
I _{SC+}	Output Short Circuit Current	V ⁺ = 2.7V, Sourcing	15		NA	mA	
	(4)	V ⁺ = 5.0V, Sourcing	50		NA	mA	
	Output Short Circuit Current	V ⁺ = 2.7V, Sinking	12			mA	
I _{SC} -	(4)	V ⁺ = 5.0V, Sinking	30			mA	
		V ⁺ = 2.2V				nA	
I _{Leakage}	Output Leakage Current	V_{IN} + = 0.1V, V_{IN} - = 0V,	0.01	NA	500	max	
		V _{OUT} = 15V					
		V ⁺ = 5.0V	0.7	1	1	μA	
I _S	Supply Current	$V_{IN} + = 5V, V_{IN} - = 0V$		1.2	1.2	max	

⁽⁴⁾ Do not short the output of the LMC7225 to voltages greater than 10V or damage may occur.

AC Electrical Characteristics

Unless otherwise specified, $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$

Symbol	Parameter	Conditions	LMC7215 Typ ⁽¹⁾	LMC7225 Typ ^{(1) (2)}	Units
t _{rise}	Rise Time	Overdrive = 10 mV (2)	1	12.2	μs
t _{fall}	Fall Time	Overdrive = 10 mV (2)	0.4	0.35	μs

⁽¹⁾ Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.

Product Folder Links: LMC7215 LMC7225

⁽²⁾ All measurements made at 10 kHz. A 100 k Ω pull-up resistor was used when measuring the LMC7225. C_{LOAD} = 50 pF including the test jig and scope probe. The rise times of the LMC7225 are a function of the R-C time constant.



AC Electrical Characteristics (continued)

Unless otherwise specified, $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$

Symbol	Parameter		Conditions	LMC7215 Typ ⁽¹⁾	LMC7225 Typ ⁽¹⁾ (2)	Units
t _{PHL}	Propagation Delay	See ^{(2) (3)}	Overdrive = 10 mV	24	24	μs
	(High to Low)		Overdrive = 100 mV	12	12	
		$V^+ = 2.7V^{(2)}$ (3)	Overdrive = 10 mV	17	17	μs
			Overdrive = 100 mV	11	11	
t _{PLH}	Propagation Delay	See ^{(2) (3)}	Overdrive = 10 mV	24	29	μs
	(Low to High)		Overdrive = 100 mV	12	17	
		$V^+ = 2.7V^{(2)}$ (3)	Overdrive = 10 mV	17	22	μs
			Overdrive = 100 mV	11	16	


⁽³⁾ Input step voltage for the propagation measurements is 100 mV.


Submit Documentation Feedback





Typical Performance Characteristics


T_A= 25°C unless otherwise specified




















Typical Performance Characteristics (continued)

 T_A = 25°C unless otherwise specified











APPLICATION INFORMATION

RESPONSE TIME

Depending upon the amount of overdrive, the delay will typically be between 10 μ s to 200 μ s. The curve showing delay vs. overdrive in the "Typical Characteristics" section shows the delay time when the input is preset with 100 mV across the inputs and then is driven the other way by 1 mV to 500 mV.

The transition from high to low or low to high is fast. Typically 1 µs rise and 400 ns fall.

With a small signal input, the comparators will provide a square wave output from sine wave inputs at frequencies as high as 25 kHz. Figure 13 shows a worst case example where a ±5 mV sine wave is applied to the input. Note that the output is delayed by almost 180°.




Figure 13.

NOISE

Most comparators have rather low gain. This allows the output to spend time between high and low when the input signal changes slowly. The result is the output may oscillate between high and low when the differential input is near zero.

The exceptionally high gain of these comparators, 10,000 V/mV, eliminates this problem. Less then 1 μ V of change on the input will drive the output from one rail to the other rail.

If the input signal is noisy, the output cannot ignore the noise unless some hysteresis is provided by positive feedback.




Figure 14.

Product Folder Links: LMC7215 LMC7225



INPUT VOLTAGE RANGE

The LMC7215/25 have input voltage ranges that are larger than the supply voltage ensures that signals from other parts of the system cannot overdrive the inputs. This allows sensing supply current by connecting one input directly to the V⁺ line and the other to the other side of a current sense resistor. The same is true if the sense resistor is in the ground return line.

Sensing supply voltage is also easy by connecting one input directly to the supply.

The inputs of these comparators are protected by diodes to both supplies. This protects the inputs from both ESD as well as signals that greatly exceed the supply voltages. As a result, current will flow through these forward biased diodes whenever the input voltage is more than a few hundred millivolts larger than the supplies. Until this occurs, there is essentially no input current. As a result, placing a large resistor in series with any input that may be exposed to large voltages, will limit the input current but have no other noticeable effect.

If the input current is limited to less than 5 mA by a series resistor, (see Figure 14), a threshold or zero crossing detector, that works with inputs from as low as a few millivolts to as high as 5,000V, is made with only one resistor and the comparator.

INPUTS

As mentioned above, these comparators have near zero input current. This allows very high resistance circuits to be used without any concern for matching input resistances. This also allows the use of very small capacitors in R-C type timing circuits. This reduces the cost of the capacitors and amount of board space used.

CAPACITIVE LOADS

The high output current drive allows large capacitive loads with little effect. Capacitive loads as large as 10,000 pF have no effect upon delay and only slow the transition by about 3 µs.

OUTPUT CURRENT

Even though these comparators use less than 1 μ A supply current, the outputs are able to drive very large currents.

The LMC7215 can source up to 50 mA when operated on a 5V supply. Both the LMC7215 and LMC7225 can sink over 20 mA. (See the graph of Max I_O vs. V_{SUPPLY} in the "Typical Characteristics" section.)

This large current handling ability allows driving heavy loads directly. LEDs, beepers and other loads can be driven easily.

The push-pull output stage of the LMC7215 is a very important feature. This keeps the total system power consumption to the absolute minimum. The only current consumed is the less than 1 μ A supply current and the current going directly into the load. No power is wasted in a pull-up resistor when the output is low. The LMC7225 is only recommended where a level shifting function from one logic level to another is desired, where the LMC7225 is being used as a drop-in lower power replacement for an older comparator or in circuits where more than one output will be paralleled.

POWER DISSIPATION

The large output current ability makes it possible to exceed the maximum operating junction temperature of 85°C and possibly even the absolute maximum junction temperature of 150°C.

The thermal resistance of the 8-pin SOIC package is 165°C/W. Shorting the output to ground with a 2.7V supply will only result in about 5°C rise above ambient.

The thermal resistance of the much smaller 5-Pin SOT-23 package is 325°C/W. With a 2.7V supply, the raise is only 10.5°C but if the supply is 5V and the short circuit current is 50 mA, this will cause a raise of 41°C in the 8-Pin SOIC and 81°C in the 5-Pin SOT-23. This should be kept in mind if driving very low resistance loads.

Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated



SHOOT-THROUGH

Shoot-through is a common occurrence on digital circuits and comparators where there is a push-pull output stage. This occurs when a signal is applied at the same time to both the N-channel and P-channel output transistors to turn one off and turn the other on. (See Figure 15.) If one of the output devices responds slightly faster than the other, the fast one can be turned on before the other has turned off. For a very short time, this allows supply current to flow directly through both output transistors. The result is a short spike of current drawn from the supply.




Figure 15.




Figure 16. $R_S = 100\Omega$

The LMC7215 produces a small current spike of 300 μ A peak for about 400 ns with 2.7V supply and 1.8 mA peak for 400 ns with a 5V supply. This spike only occurs when the output is going from high to low. It does not occur when going from low to high. Figure 16 and Figure 17 show what this current pulse looks like on 2.7V and 5V supplies. The upper trace is the output voltage and the lower trace is the supply current as measured with the circuit in Figure 18.

If the power supply has a very high impedance, a bypass capacitor of 0.01 µF should be more than enough to minimize the effects of this small current pulse.

Product Folder Links: LMC7215 LMC7225







Figure 17. $R_S = 10\Omega$



LATCH-UP

In the past, most CMOS IC's were susceptible to a damaging phenomena known as latch-up. This occurred when an ESD current spike or other large signal was applied to any of the pins of an IC. The LMC7215 and LMC7225 both are designed to make them highly resistant to this type of damage. They have passed qualification tests with input currents on any lead up to 300 mA at temperatures up to 125°C.

SPICE MODELS

For a SPICE model of the LMC7215, LMC7225 and many other op amps and comparators, visit www.ti.com.





REVISION HISTORY

CI	Changes from Revision D (March 2013) to Revision E									
•	Changed layout of National Data Sheet to TI format		10							

Product Folder Links: LMC7215 LMC7225





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMC7215IM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC72 15IM	Samples
LMC7215IM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	C02B	
LMC7215IM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C02B	Samples
LMC7215IM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	C02B	
LMC7215IM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C02B	Samples
LMC7215IMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC72 15IM	Samples
LMC7215QIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C02Q	Samples
LMC7215QIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C02Q	Samples
LMC7225IM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	C03B	
LMC7225IM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C03B	Samples
LMC7225IM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C03B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



17-Mar-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMC7215, LMC7215-Q1:

Catalog: LMC7215

Automotive: LMC7215-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are norminal					1	1		1				
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC7215IM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7215IM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7215IM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7215IM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7215IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC7215QIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7215QIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7225IM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7225IM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7225IM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 20-Dec-2016



*All dimensions are nominal

All difficusions are norminal							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC7215IM5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7215IM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7215IM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7215IM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7215IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC7215QIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7215QIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7225IM5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7225IM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7225IM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.





NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.





NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.