

CMOS, Low Voltage RF/Video, SPDT Switch


ADG752

FEATURES

High Off Isolation –80 dB at 30 MHz –3 dB Signal Bandwidth 250 MHz +1.8 V to +5.5 V Single Supply Low On-Resistance (15 Ω Typically) Low On-Resistance Flatness Fast Switching Times t_{ON} Typically 8 ns t_{OFF} Typically 3 ns Typical Power Consumption < 0.01 μ W TTL/CMOS Compatible

APPLICATIONS Audio and Video Switching RF Switching Networking Applications Battery Powered Systems Communication Systems Relay Replacement Sample-and-Hold Systems

FUNCTIONAL BLOCK DIAGRAM



SWITCH SHOWN FOR A LOGIC "1" INPUT

GENERAL DESCRIPTION

The ADG752 is a low voltage SPDT (single pole, double throw) switch. It is constructed using switches in a T-switch configuration, which results in excellent Off Isolation while maintaining good frequency response in the ON condition.

High off isolation and wide signal bandwidth make this part suitable for switching RF and video signals. Low power consumption and operating supply range of +1.8 V to +5.5 V make it ideal for battery powered, portable instruments.

The ADG752 is designed on a submicron process that provides low power dissipation yet gives high switching speed and low on resistance. This part is a fully bidirectional switch and can handle signals up to and including the supply rails. Break-before-make switching action ensures the input signals are protected against momentary shorting when switching between channels.

The ADG752 is available in 6-lead SOT-23 and 8-lead $\mu SOIC$ packages.

PRODUCT HIGHLIGHTS

- 1. High Off Isolation -80 dB at 30 MHz.
- 2. -3 dB Signal Bandwidth 250 MHz.
- 3. Low On Resistance (15 Ω).
- 4. Low Power Consumption, typically $< 0.01 \mu W$.
- 5. Break-Before-Make Switching Action.
- 6. Tiny 6-lead SOT-23 and 8-lead μSOIC packages.

$\label{eq:continuous} \textbf{ADG752-SPECIFICATIONS} \ (\textbf{V}_{DD} = +5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{GND} = 0 \ \textbf{V}, \ unless \ otherwise \ noted.)$

	B Version -40°C				
Parameter	+25°C	to +85°C	Units	Test Conditions/Comments	
ANALOG SWITCH Analog Signal Range On-Resistance (R _{ON})	15 18	0 V to V _{DD}	V Ω typ Ω max	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ Test Circuit 1	
On-Resistance Match Between Channels (ΔR_{ON}) On-Resistance Flatness ($R_{FLAT(ON)}$)	0.1 0.6 2	0.6	Ω typ Ω max Ω typ Ω max	$V_{S} = 0 \text{ V to V}_{DD}, I_{DS} = 10 \text{ mA}$ $V_{S} = 0 \text{ V to 2.5 V}, I_{DS} = 10 \text{ mA}$ $V_{DD} = +4.5 \text{ V}$	
LEAKAGE CURRENTS Source OFF Leakage I_S (OFF) Channel ON Leakage I_D , I_S (ON)	±0.01 ±0.25 ±0.01 ±0.25	±3.0 ±3.0	nA typ nA max nA typ nA max	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$ Test Circuit 2 $V_D = V_S = 1 \text{ V}, \text{ or } 4.5 \text{ V};$ Test Circuit 3	
DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance	0.001	2.4 0.8 ±0.5	V min V max μΑ typ μΑ max pF typ	$V_{IN} = V_{INL}$ or V_{INH}	
DYNAMIC CHARACTERISTICS¹ toN toff Break-Before-Make Time Delay Off Isolation Crosstalk -3 dB Bandwidth C _S (OFF) C _D , C _S (ON)	8 3 6 -80 -80 250 4 15	13 5 1	ns typ ns max ns typ ns max ns typ ns min dB typ dB typ MHz typ pF typ pF typ	$\begin{split} R_L &= 300 \ \Omega, \ C_L = 35 \ pF; \\ V_S &= 3 \ V, \ Test \ Circuit \ 4 \\ R_L &= 300 \ \Omega, \ C_L = 35 \ pF; \\ V_S &= 3 \ V, \ Test \ Circuit \ 4 \\ R_L &= 300 \ \Omega, \ C_L = 35 \ pF; \\ V_S &= 3 \ V, \ Test \ Circuit \ 5 \\ R_L &= 50 \ \Omega, \ C_L = 5 \ pF, \ f = 30 \ MHz; \\ Test \ Circuit \ 6 \\ R_L &= 50 \ \Omega, \ C_L = 5 \ pF, \ f = 30 \ MHz; \\ Test \ Circuit \ 7 \\ R_L &= 50 \ \Omega, \ C_L = 5 \ pF, \ Test \ Circuit \ 8 \end{split}$	
POWER REQUIREMENTS I _{DD}	0.001 0.1	0.5	μΑ typ μΑ max	$V_{\rm DD}$ = +5.5 V Digital Inputs = 0 V or +5.5 V	

NOTES

Specifications subject to change without notice.

REV. A -2-

¹Guaranteed by design, not subject to production test.

SPECIFICATIONS ($V_{DD} = +3 \text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.)

	B Version				
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V _{DD}	V		
On-Resistance (R _{ON})	35		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$	
		50	Ω max	Test Circuit 1	
On-Resistance Match Between	0.2		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
Channels (ΔR _{ON})	2.5	2.5	Ω max		
LEAKAGE CURRENTS				$V_{\rm DD} = +3.3 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$	
	±0.25	±3.0	nA max	Test Circuit 2	
Channel ON Leakage ID, IS (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$	
	±0.25	±3.0	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	V min		
Input Low Voltage, V _{INL}		0.4	V max		
Input Current					
I _{INL} or I _{INH}	0.001		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		±0.5	μA max		
C _{IN} , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS ¹					
t_{ON}	10		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
		18	ns max	$V_S = 2 V$, Test Circuit 4	
$t_{ m OFF}$	4	_	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		8	ns max	$V_S = 2 \text{ V}$, Test Circuit 4	
Break-Before-Make Time Delay	6	,	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
Off Isolation	-80	1	ns min	$V_S = 2 \text{ V}$, Test Circuit 5 $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 30 \text{ MHz}$;	
On isolation	-80		dB typ	$R_L = 30 \Omega_2$, $C_L = 3 \text{ pr}$, $T = 30 \text{ MHz}$, Test Circuit 6	
Crosstalk	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 30 MHz$;	
Crosstaik			ub typ	Test Circuit 7	
−3 dB Bandwidth	250		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 8	
C_{S} (OFF)	4		pF typ	E J E I J	
C_D , C_S (ON)	15		pF typ		
POWER REQUIREMENTS				$V_{DD} = +3.3 \text{ V}$	
I _{DD}	0.001		μA typ	Digital Inputs = $0 \text{ V or } +3.3 \text{ V}$	
20	0.1	0.5	μA max		

REV. A -3-

¹Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG752

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V _{DD} to GND
Analog, Digital Inputs ² V to V_{DD} +0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D
Operating Temperature Range
Industrial (B Version)
Storage Temperature Range65°C to +150°C
Power Dissipation $(T_J Max-T_A)/\theta_{JA}$
Junction Temperature (T _J Max)+150°C
μSOIC Package
θ_{JA} Thermal Impedance
θ_{JC} Thermal Impedance
SOT-23 Package
θ_{JA} Thermal Impedance
θ_{JC} Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)+215°C
Infrared (15 sec)

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATIONS




Table I. Truth Table

ADG752 IN	Switch S1	Switch S2
0	ON	OFF
1	OFF	ON

TERMINOLOGY

$tance \ as \ measured \ over the \ specified \ analog \ signal \ range.$ $I_S \ (OFF) \qquad Source \ leakage \ current \ with \ the \ switch \ "OFF."$ $I_D, I_S \ (ON) \qquad Channel \ leakage \ current \ with \ the \ switch \ "ON."$ $V_D \ (V_S) \qquad Analog \ voltage \ on \ terminals \ D \ and \ S.$ $C_S \ (OFF) \qquad "OFF" \ switch \ source \ capacitance.$ $C_D, C_S \ (ON) \qquad "ON" \ switch \ capacitance.$ $t_{ON} \qquad Delay \ between \ applying \ the \ digital \ control \ input \ and \ the \ output \ switching \ on. \ See \ Test \ Circuit \ 4.$ $t_{OFF} \qquad Delay \ between \ applying \ the \ digital \ control \ input \ and \ the \ output \ switching \ off.$ $t_D \qquad "OFF" \ time \ or "ON" \ time \ measured \ between$		
Source terminal. May be an input or output. Drain terminal. May be an input or output. In Logic control input. Ron Ohmic resistance between D and S. On resistance match between channels, i.e., Ronmax-Ronmin. RFLAT(ON) Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. Source leakage current with the switch "OFF." Channel leakage current with the switch "ON." VD(Vs) Channel leakage current with the switch "ON." CS (OFF) OFF" switch source capacitance. OFF" switch capacitance. Delay between applying the digital control input and the output switching on. See Test Circuit 4. Delay between applying the digital control input and the output switching off. "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response The frequency response of the "ON" switch. Loss due to the ON resistance of the switch. VINL Maximum input voltage for Logic "0." Minimum input voltage for Logic "0." Minimum input current of the digital input.	$\overline{V_{DD}}$	Most positive power supply potential.
D Drain terminal. May be an input or output. IN Logic control input. R _{ON} Ohmic resistance between D and S. On resistance match between channels, i.e., R _{ON} max-R _{ON} min. R _{FLAT(ON)} Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. Source leakage current with the switch "OFF." Channel leakage current with the switch "ON." V _D (V _S) C _S (OFF) Channel leakage current with the switch "ON." OFF" switch source capacitance. C _D , C _S (ON) Channel leakage current with the switch "ON." OFF" switch source capacitance. C _D , C _S (ON) Delay between applying the digital control input and the output switching on. See Test Circuit 4. Delay between applying the digital control input and the output switching off. "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response The frequency response of the "ON" switch. Loss due to the ON resistance of the switch. V _{INL} Maximum input voltage for Logic "0." Minimum input voltage for Logic "0." Minimum input current of the digital input.	GND	Ground (0 V) reference.
$ \begin{array}{c} IN \\ R_{ON} \\ \Delta R_{ON} \\ \Delta R_{ON} \\ \\ \Delta R_{ON} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	S	Source terminal. May be an input or output.
$\begin{array}{c} R_{ON} \\ \Delta R_{ON} \\ \Delta R_{ON} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	D	Drain terminal. May be an input or output.
$\begin{array}{c} \Delta R_{ON} & \text{On resistance match between channels, i.e.,} \\ R_{ON} max - R_{ON} min. \\ Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. \\ I_S (OFF) & \text{Source leakage current with the switch "OFF."} \\ I_D, I_S (ON) & \text{Channel leakage current with the switch "ON."} \\ Analog voltage on terminals D and S. \\ C_S (OFF) & \text{"OFF" switch source capacitance.} \\ C_D, C_S (ON) & \text{Delay between applying the digital control input and the output switching on. See Test Circuit 4.} \\ Delay between applying the digital control input and the output switching off. \\ "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. \\ A measure of unwanted signal coupling through an "OFF" switch. \\ Crosstalk & A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. \\ Bandwidth & The frequency at which the output is attenuated by -3 dBs. \text{On Response} & \text{The frequency response of the "ON" switch.} \\ V_{INL} & \text{Maximum input voltage for Logic "0."} \\ V_{INH} & \text{Minimum input voltage for Logic "0."} \\ I_{INL}(I_{INH}) & \text{Input current of the digital input.} \\ $	IN	Logic control input.
R _{ON} max-R _{ON} min. Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. I _S (OFF) I _D , I _S (ON) V _D (V _S) C _S (OFF) C _D , C _S (ON) ton Delay between applying the digital control input and the output switching on. See Test Circuit 4. Delay between applying the digital control input and the output switching off. "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss V _{INL} Maximum input voltage for Logic "0." V _{INL} Minimum input current of the digital input.	R _{ON}	Ohmic resistance between D and S.
the maximum and minimum value of on resistance as measured over the specified analog signal range. I _S (OFF) I _D , I _S (ON) V _D (V _S) C _S (OFF) C _D , C _S (ON) ton Delay between applying the digital control input and the output switching off. C _D (OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss V _{INL} Maximum input voltage for Logic "0." V _{INL} Minimum input current of the digital input.	ΔR_{ON}	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	R _{FLAT(ON)}	the maximum and minimum value of on resistance as measured over the specified analog
$\begin{array}{c} V_D\left(V_S\right) \\ C_S\left(\text{OFF}\right) \\ C_D,C_S\left(\text{ON}\right) \\ t_{ON} \\ \end{array} \qquad \begin{array}{c} \text{Manalog voltage on terminals D and S.} \\ \text{"OFF" switch source capacitance.} \\ \end{array} \\ \begin{array}{c} \text{"OFF" switch source capacitance.} \\ \end{array} \\ \begin{array}{c} \text{"ON" switch capacitance.} \\ \end{array} \\ \begin{array}{c} \text{Delay between applying the digital control input and the output switching on. See Test Circuit 4.} \\ \end{array} \\ \begin{array}{c} \text{Delay between applying the digital control input and the output switching off.} \\ \text{Topsize the polymous of both switches, when switching from one address state to another.} \\ \text{Off Isolation} \\ \text{A measure of unwanted signal coupling through an "OFF" switch.} \\ \text{Crosstalk} \\ \text{A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.} \\ \text{Bandwidth} \\ \text{The frequency at which the output is attenuated by -3 dBs.} \\ \text{On Response} \\ \text{Insertion Loss} \\ \text{Insertion Loss} \\ \text{Unsimum input voltage for Logic "0."} \\ \text{Maximum input voltage for Logic "0."} \\ \text{Input current of the digital input.} \\ \end{array}$	I _S (OFF)	Source leakage current with the switch "OFF."
C _S (OFF) C _D , C _S (ON) t _{ON} Delay between applying the digital control input and the output switching on. See Test Circuit 4. t _{OFF} Delay between applying the digital control input and the output switching off. "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss Loss due to the ON resistance of the switch. Maximum input voltage for Logic "0." V _{INL} Minimum input voltage for Logic "1." Input current of the digital input.	I_D , I_S (ON)	Channel leakage current with the switch "ON."
CD, CS (ON) ton Delay between applying the digital control input and the output switching on. See Test Circuit 4. toff Delay between applying the digital control input and the output switching off. tD "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss Vinl Maximum input voltage for Logic "0." Vinh Input current of the digital input.	$V_{D}(V_{S})$	Analog voltage on terminals D and S.
Delay between applying the digital control input and the output switching on. See Test Circuit 4. toff Delay between applying the digital control input and the output switching off. tD "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss Loss due to the ON resistance of the switch. Maximum input voltage for Logic "0." VINL Minimum input voltage for Logic "1." Input current of the digital input.	C _S (OFF)	"OFF" switch source capacitance.
input and the output switching on. See Test Circuit 4. Delay between applying the digital control input and the output switching off. To "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response The frequency response of the "ON" switch. Loss due to the ON resistance of the switch. Maximum input voltage for Logic "0." V _{INL} Minimum input voltage for Logic "1." I _{DLL} (I _{INH}) Input current of the digital input.	C_D , C_S (ON)	"ON" switch capacitance.
input and the output switching off. "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. Off Isolation A measure of unwanted signal coupling through an "OFF" switch. A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss Loss due to the ON resistance of the switch. Maximum input voltage for Logic "0." V_{INL} Minimum input voltage for Logic "1." Input current of the digital input.	t _{ON}	input and the output switching on. See Test
the 90% points of both switches, when switching from one address state to another. A measure of unwanted signal coupling through an "OFF" switch. A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response Insertion Loss Loss due to the ON resistance of the switch. Maximum input voltage for Logic "0." V _{INL} Minimum input voltage for Logic "1." I _{INL} (I _{INH}) Input current of the digital input.	t _{OFF}	
through an "OFF" switch. A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response The frequency response of the "ON" switch. Insertion Loss Loss due to the ON resistance of the switch. V_{INL} Maximum input voltage for Logic "0." V_{INH} Input current of the digital input.	t _D	"OFF" time or "ON" time measured between the 90% points of both switches, when switch- ing from one address state to another.
through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by -3 dBs. On Response The frequency response of the "ON" switch. Loss due to the ON resistance of the switch. V_{INL} Maximum input voltage for Logic "0." V_{INH} Minimum input voltage for Logic "1." I_{INL}(I_{INH}) Input current of the digital input.	Off Isolation	A measure of unwanted signal coupling
ated by -3 dBs. On Response The frequency response of the "ON" switch. Insertion Loss Loss due to the ON resistance of the switch. V_{INL} Maximum input voltage for Logic "0." V_{INH} Minimum input voltage for Logic "1." $I_{INL}(I_{INH})$ Input current of the digital input.	Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a
$ \begin{array}{cccc} Insertion \ Loss & Loss \ due \ to \ the \ ON \ resistance \ of \ the \ switch. \\ V_{INL} & Maximum \ input \ voltage \ for \ Logic \ ``0." \\ V_{INH} & Minimum \ input \ voltage \ for \ Logic \ ``1." \\ I_{INL}(I_{INH}) & Input \ current \ of \ the \ digital \ input. \\ \end{array} $	Bandwidth	
$\begin{array}{ccc} V_{INL} & & Maximum \ input \ voltage \ for \ Logic \ ``0." \\ V_{INH} & & Minimum \ input \ voltage \ for \ Logic \ ``1." \\ I_{INL}(I_{INH}) & & Input \ current \ of \ the \ digital \ input. \\ \end{array}$	On Response	The frequency response of the "ON" switch.
$V_{\rm INH}$ Minimum input voltage for Logic "1." $I_{\rm INL}(I_{\rm INH})$ Input current of the digital input.	Insertion Loss	Loss due to the ON resistance of the switch.
$V_{\rm INH}$ Minimum input voltage for Logic "1." $I_{\rm INL}(I_{\rm INH})$ Input current of the digital input.	V _{INI}	Maximum input voltage for Logic "0."
$I_{INL}(I_{INH})$ Input current of the digital input.		
	1111	
PDD 1 contine supply current.		
	-טט	2 court cappy carrons

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG752 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Typical Performance Characteristics—ADG752




Figure 1. On Resistance as a Function of V_D (V_S) Single Supplies




Figure 4. Supply Current vs. Input Switching Frequency




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 3 \ V$




Figure 5. Off Isolation vs. Frequency




Figure 3. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 5 \ V$




Figure 6. Crosstalk vs. Frequency

REV. A _5_




Figure 7. On Response vs. Frequency

GENERAL DESCRIPTION

The ADG752 is an SPDT switch constructed using switches in a T configuration to obtain high "OFF" isolation while maintaining good frequency response in the "ON" condition.

Figure 8 shows the T-switch configuration. While the switch is in the OFF state, the shunt switch is closed and the two series switches are open. The closed shunt switch provides a signal path to ground for any of the unwanted signals that find their way through the off capacitances of the series' MOS devices. This results in more improved isolation between the input and output than with an ordinary series switch. When the switch is in the ON condition, the shunt switch is open and the signal path is through the two series switches which are now closed.




Figure 8. Basic T-Switch Configuration

LAYOUT CONSIDERATIONS

Where accurate high frequency operation is important, careful consideration should be given to the printed circuit board layout and to grounding. Wire wrap boards, prototype boards and sockets are not recommended because of their high parasitic inductance and capacitance. The part should be soldered directly to a printed circuit board. A ground plane should cover all unused areas of the component side of the board to provide a low impedance path to ground. Removing the ground planes from the area around the part reduces stray capacitance.

Good decoupling is important in achieving optimum performance. V_{DD} should be decoupled with a 0.1 μF surface mount capacitor to ground mounted as close as possible to the device itself.






Figure 9. Multiplexing Between Two Video Signals

-6- REV. A

Test Circuits





Test Circuit 8. Bandwidth

OUTLINE DIMENSIONS





Figure 10. 8-Lead Mini Small Outline Package [MSOP] (RM-8)



COMPLIANT TO JEDEC STANDARDS MO-178-AB

Figure 11. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6) Dimensions shown in millimeters

ADG752

ORDERING GUIDE

Model ¹	Temperature Range	Brand	Package Description	Package Option
ADG752BRM-REEL	-40°C to +85°C	SEB	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADG752BRMZ	-40°C to +85°C	S1H	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADG752BRT-REEL	−40°C to +85°C	SEB	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6
ADG752BRT-REEL7	-40°C to +85°C	SEB	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6
ADG752BRTZ-REEL	-40°C to +85°C	SEB#	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6
ADG752BRTZ-REEL7	-40°C to +85°C	SEB#	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6

 $^{^{1}}$ Z = RoHS Compliant Part.

REVISION HISTORY

10/13—Rev. 0 to Rev. A

4/99—Revision 0: Initial Version

