

BQ32000

SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010

REAL-TIME CLOCK (RTC)

Check for Samples: BQ32000

FEATURES

APPLICATIONS

General consumer electronics

- Automatic Switchover to Backup Supply
- I²C Interface Supports Serial Clock up to 400 kHz
- Uses 32.768-kHz Crystal With –63-ppm to +126-ppm Adjustment
- Integrated Oscillator-Fail Detection
- 8-Pin SOIC Package
- -40°C to 85°C Ambient Operating Temperature

DESCRIPTION

The bq32000 device is a compatible replacement for industry standard real-time clocks.

The bq32000 features an automatic backup supply with integrated trickle charger. The backup supply can be implemented using a capacitor or non-rechargeable battery. The bq32000 has a programmable calibration adjustment from -63 ppm to +126 ppm. The bq32000 registers include an OF (oscillator fail) flag indicating the status of the RTC oscillator, as well as a STOP bit that allows the host processor to disable the oscillator. The time registers are normally updated once per second, and all the registers are updated at the same time to prevent a timekeeping glitch. The bq32000 includes automatic leap-year compensation.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	SOIC – D	Reel of 2500	BQ32000DR	bq32000 xx y zzzz ⁽³⁾	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) xx = date code, y = assembly site, zzzz = lot code




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



www.ti.com

D PACKAGE (TOP VIEW)




TERMINAL FUNCTIONS

NAME	NO.	TYPE	DESCRIPTION
Power and Grou	ind	. <u>.</u>	
V _{CC}	8	-	Main device power
GND	4	-	Ground
V _{BACK}	3	-	Backup device power
Serial Interface			
SCL	6	I	I ² C serial interface clock
SDA	5	I/O	l ² C serial data
Interrupt			
IRQ	7	0	Configurable interrupt output. Open-drain output.
Oscillator			
OSCI	1	-	Oscillator input
OSCO	2	-	Oscillator output

2 Submit Documentation Feedback



SLUS900D – DECEMBER 2008 – REVISED NOVEMBER 2010



NOTE: All pullup resistors should be connected to V_{CC} such that no pullup is applied during backup supply operation.

www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			LIMIT	UNIT
VIN	Input voltage	V _{CC} to GND	–0.3 to 4	V
۷IN	Input voltage	All other pins to GND	–0.3 to V _{CC} + 0.3	V
TJ	Operating junction temperature		-40 to 150	°C
T_{STG}	Storage temperature range after reflow		-60 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage, V _{CC} to GND	3		3.6	V
T _A	Operating free-air temperature	-40		85	°C
f _o	Crystal resonant frequency	•••	32.768		kHz
R_S	Crystal series resistance			40	kΩ
CL	Crystal load capacitance		12		pF

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power	Supply					
I _{CC}	V _{CC} supply current			100		μA
V	De elume europhicuelte en	Operating	1.4		V _{CC}	V
VBACK	Backup supply voltage	Switchover	2.0		V _{CC}	V
IBACK	Backup supply current	$V_{CC} = 0 V$, $V_{BAT} = 3V$, Oscillator on, $T_A = 25^{\circ}C$		1.2	1.5	μA
Logic	Level Inputs		<u>.</u>			
V _{IL}	Input low voltage				0.3 V _{CC}	V
V _{IH}	Input high voltage		0.7 V _{CC}			V
I _{IN}	Input current	$0 V \le V_{IN} \le V_{CC}$	-1		1	μA
Logic	Level Outputs		<u>.</u>			
V _{OL}	Output low voltage	I _{OL} = 3 mA			0.4	V
IL.	Leakage current		-1		1	μA
Real-T	ime Clock Characteristics					
	Pre-calibration accuracy	V_{CC} = 3.3 V, V_{BAT} = 3 V, Oscillator on, T_A = 25°C		±35 ⁽¹⁾		ppm

(1) Typical accuracy is measured using reference board design and KDS DMX-26S surface-mount 32.768-kHz crystal. Variation in board design and crystal section results in different typical accuracy.



SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010

DEVICE INFORMATION

IRQ Function

The IRQ pin of the bq32000 functions as a general-purpose output or a frequency test output. The function of IRQ is configurable in the device register space by setting the FT, FTF, and OUT bits. On initial power cycles, the OUT bit is set to one, and the FTF and FT bits are set to zero. On subsequent power-ups, with backup supply present, the OUT bit remains unchanged, and the FTF and FT bits are set to zero. When operating on backup supply, the IRQ pin function is unused. IRQ pullup resistor should be tied to V_{CC} to prevent IRQ operation when operating on backup supply. The effect of the calibration logic is not normally observable when IRQ is configured to output 1 Hz. The calibration logic functions by periodically adjusting the width of the 1-Hz clock. The calibration effect is observable only every eight or sixteen minutes, depending on the sign of the calibration.




Figure 1. IRQ Pin Functional Dia	agram
----------------------------------	-------

Table 1. IRQ Function

FT	OUT	FTF	IRQ STATE
1	Х	1	1 Hz
1	Х	0	512 Hz
0	1	Х	1
0	0	х	0




V_{BACK} Switchover

The bq32000 has an internal switchover circuit that causes the device to switch from main power supply to backup power supply when the voltage of the main supply pin V_{CC} drops below a minimum threshold. The V_{BACK} switchover circuit uses an internal reference voltage V_{REF} derived from the on-chip bandgap reference; V_{REF} is approximately 2.8 V. The device switches to the V_{BACK} supply when V_{CC} is less than the lesser of V_{BACK} or V_{REF}. Similarly, the device switches to the V_{CC} supply when V_{CC} is greater than either V_{BACK} or V_{REF}.

Some registers are reset to default values when the RTC switches from main power supply to backup power supply. Please see the register definitions to determine what register bits are effected by a backup switchover (effected bits have thier reset value (1/0) shown for 'Cycle', bits that are unchanged by backup are maked 'UC').

The time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.







R032000

www.ti.com

Trickle Charge

The bq32000 includes a trickle charge circuit to maintain the charge of the backup supply when a super capacitor is used. The trickle charge circuit is implemented as a series of three switches that are independently controlled by setting the TCHE[3:0], TCH2, and TCFE bits in the register space.

TCHE[3:0] must be written as 0x5h and TCH2 as 1 to close the trickle charge switches and enable charging of the backup supply from V_{CC} . Additionally, TCFE can be set to 1 to bypass the internal diode and boost the charge voltage of the backup supply. All trickle charge switches are opened when the device is initially powered on and each time the device switches from the main supply to the backup supply. The trickle charge circuit is intended for use with super capacitors; however, it can be used with a rechargeable battery under certain conditions. Care must be taken not to overcharge a rechargeable battery when enabling trickle charge. Follow all charging guidelines specific to the rechargeable battery or super capacitor when enabling trickle charge.




Figure 3. Trickle Charge Switch Functional Diagram

I²C Serial Interface

The I²C interface allows control and monitoring of the RTC by a microcontroller. I²C is a two-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification, Version 2.1, January 2000).

The bus consists of a data line (SDA) and a clock line (SCL) with off-chip pullup resistors. When the bus is idle, both SDA and SCL lines are pulled high.

A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer.

A slave device receives and/or transmits data on the bus under control of the master device. This device operates only as a slave device.

 I^2C communication is initiated by a master sending a start condition, a high-to-low transition on the SDA I/O while SCL is held high. After the start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W). After receiving a valid address byte, this device responds with an acknowledge, a low on the SDA I/O during the high of the acknowledge-related clock pulse. This device responds to the I²C slave address 11010000b for write commands and slave address 11010001b for read commands.

This device does not respond to the general call address.

A data byte follows the address acknowledge. If the R/W bit is low, the data is written from the master. If the R/W bit is high, the data from this device are the values read from the register previously selected by a write to the subaddress register. The data byte is followed by an acknowledge sent from this device. Data is output only if complete bytes are received and acknowledged.

A stop condition, which is a low-to-high transition on the SDA I/O while the SCL input is high, is sent by the master to terminate the transfer. A master device must wait at least 60 μ s after the RTC exits backup mode to generate a START condition.

Copyright © 2008–2010, Texas Instruments Incorporated

 $0.7 V_{cc}$

 $0.3 \, V_{\rm cc}$ Start Condition

0.7 \

0.3 V

SDA

SCL

 \mathbf{t}_{icf}

t_{icf}

 $\mathbf{t}_{\rm icr}$

t_{ici}


1

 $t_{\rm sdh}$

 t_{sds}

2

8



 \mathbf{t}_{vd}

3




Figure 4. I²C Timing Diagram

Table 2	2. I ² C	Timing
---------	---------------------	--------

			-					
	DADAMETED	STAN	STANDARD MODE			FAST MODE		
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{scl}	I ² C clock frequency	0		100	0		400	kHz
t _{sch}	I ² C clock high time	4			0.6			μS
t _{scl}	I ² C clock low time	4.7			1.3			μS
t _{sp}	I ² C spike time	0		50	0		50	ns
t _{sds}	I ² C serial data setup time	250			100			ns
t _{sdh}	I ² C serial data hold time	0			0			ns
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽¹⁾		300	ns
t _{icf}	I ² C input fall time			300	$20 + 0.1C_{b}$ ⁽¹⁾		300	ns
t _{ocf}	I ² C output fall time			300	20 + 0.1C _b ⁽¹⁾		300	μs
t _{buf}	I ² C bus free time	4.7			1.3			μs
t _{sts}	I ² C Start setup time	4.7			0.6			μs
t _{sth}	I ² C Start hold time	4			0.6			μs
t _{sps}	I ² C Stop setup time	4			0.6			μs
t _{vd (data)}	Valid data time (SCL low to SDA valid)			1			1	μs
t _{vd (ack)}	Valid data time of ACK (ACK signal from SCL low to SDA low)			1			1	μS

(1) $C_b = total capacitance of one bus line in pF$



www.ti.com



SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010




Figure 6. I²C Write Mode

Register Maps

Table 3. Normal Registers

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
0	0x00	SECONDS	Clock seconds and STOP bit
1	0x01	MINUTES	Clock minutes
2	0x02	CENT_HOURS	Clock hours, century, and CENT_EN bit
3	0x03	DAY	Clock day
4	0x04	DATE	Clock date
5	0x05	MONTH	Clock month
6	0x06	YEARS	Clock years
7	0x07	CAL_CFG1	Calibration and configuration
8	0x08	TCH2	Trickle charge enable
9	0x09	CFG2	Configuration 2

Table 4. Special Function Registers

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
32	0x20	SF KEY 1	Special function key 1
33	0x21	SF KEY 2	Special function key 2
34	0x22	SFR	Special function register



www.ti.com

Normal Register Descriptions

			Table 5.	SECONDS	Register			
Address	0x00							
Name	SECON	DS						
Initial Value	0XXXXX	КХb						
Description	Clock se	econds and STC)P bit					
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
STOP		10_SECOND			1_SE0	COND		Name
r/w		r/w			r/		1	Read/Write
0	Х	Х	Х	Х	Х	Х	Х	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle
STOP	power, on al	subsequent po tten to 0 to force mal	wer cycles STC	ce the oscillator)P remains unch ator.				
10_SECOND	BCD of tens clock. Valid 10_SECONI	of seconds. The values are 0 to 5 D until the count	 If invalid data er rolls over; the 	bits are the BCI is written to 10_ ereafter, the data es from backup	SECOND, the one in 10_SECON	clock will update D is valid. Time	e with invalid da keeping regist	ata in
1_SECOND	are 0 to 9. If rolls over; th	invalid data is v ereafter, the dat	vritten to 1_SEC	the BCD represe COND, the clock D is valid. Time main power sup	will update with keeping register	n invalid data in	1_SECOND ur	til the counter
			Table 6	. MINUTES F	Register			
Address	0x01							
Name	MINUTE	-						
Initial Value	1XXXX							
Description	Clock m	inutes						
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
OF		10_MINUTE			1_MI	NUTE		Name
r/w		r/w			r/	w	n	Read/Write
1	Х	Х	Х	Х	Х	Х	Х	Initial
0	UC	UC	UC	UC	UC	UC	UC	Cycle
OF	consecutive When OF is four consecu 0 No 1 1 Fail	pulses. The OF 0, no oscillator f utive dropped pu failure detected ure detected	flag is always s failure has beer Ilses.	ag indicating wh set on initial pow n detected. Whe	er-up, and it can n OF is 1, the or	n be cleared thr scillator fail dete	ough the serial act circuit has d	interface. etected at least
10_MINUTE	Valid values the counter	are 0 to 5. If inv rolls over; therea	valid data is writ	its are the BCD ten to 10_MINU 10_MINUTE is power supply to	TĖ, the clock wi valid. Time kee	ill update with ir ping registers c	valid data in 10	_MINUTE until
1_MINUTE	0 to 9. If inva over; thereat	alid data is writte	en to 1_MINUTE 1_MINUTE is va	e BCD represen E, the clock will u alid. Time keepin a power supply.	update with inva	ilid data in 1_MI	NUTE until the	counter rolls



www.ti.com

Address	0x02							
Name	CENT_H							
Initial Value	XXXXXX							
Description	Clock he	ours, century, a	nd CENT_EN bi	it				
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
CENT_EN	CENT	10_H	IOUR		1_H	OUR		Name
r/w	r/w	r,	/w		r/	w		Read/Write
Х	Х	Х	Х	Х	Х	Х	Х	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle
CENT_EN	tracks the ce 0 Cer 1 Cer Century. The the year cou	entury using the atury disabled atury enabled e CENT bit trac nt rolls from 99	_EN bit enables CENT bit. If CE ks the century w to 00. Because and 0 for next of	ENT_EN is set to when century tim the clock compl	0, the clock igr ekeeping is ena iments the CEN	hores the CENT bled. The clock IT bit, the user of	bit. toggles the CE can define the	ENT bit when
10_HOUR	the clock, in invalid data	CENT (1 for current century and 0 for next century, or 0 for current century and 1 for next century). BCD of tens of hours (24-hour format). The 10_HOUR bits are the BCD representation of the number of tens of hours on the clock, in 24-hour format. Valid values are 0 to 2. If invalid data is written to 10_HOUR, the clock will update with invalid data in 10_HOUR until the counter rolls over; thereafter, the data in 10_HOUR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.						
1_HOUR	hour format. 1_HOUR un	Valid values an til the counter r	nat). The 1_HOU re 0 to 9. If invali olls over; therea RTC switches fro	id data is written fter, the data in	to 1_HOUR, th 1_HOUR is vali	e clock will upda d. Time keeping	ate with invalid registers can	
			T . I . I					

Table 8. DAY Register

Address	0x03							
Name	DAY							
Initial Value	00000X	XXb						
Description	Clock da	ау						
D7	De	D5	D4	50	D2	D1	DO	BIT(S)

D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
		RSVD				DAY		Name
		r/w				r/w		Read/Write
0	0	0	0	0	Х	Х	Х	Initial
0	0	0	0	0	UC	UC	UC	Cycle

RSVD DAY Reserved. The RSVD bits should always be written as 0.

BCD of the day of the week. The DAY bits are the BCD representation of the day of the week. Valid values are 1 to 7 and represent the days from Sunday to Saturday. DAY updates if set to 0 until the counter rolls over; thereafter, the data in DAY is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

- 1 Sunday
- 2 Monday
- 3 Tuesday
- 4 Wednesday
- 5 Thursday
- 6 Friday
- 7 Saturday

Table 9. DATE Register

Address	0x04							
Name	DATE							
Initial Value	00XXX	(XXb						
Description	Clock d	ate						
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
RS	SVD	10_l	DATE		1_D	ATE		Name
r/	w	r.	/w		r/	w		Read/Write
0	0	Х	Х	Х	Х	Х	Х	Initial
0	0	UC	UC	UC	UC	UC	UC	Cycle
RSVD	Reserved. T	he RSVD bits s	hould always be	e written as 0.				
10_DATE	3 ⁽¹⁾ . If invali thereafter, th	d data is writter ne data in 10_D	to 10_DATE, th	ne clock will upda me keeping regis	ate with invalid	data in 10_DATE	E until the cour	
1_DATE	data is writte data in 1_D	en to 1_DATE, t	he clock will up ne keeping regi	D representation date with invalid sters can take up	data in 1_DATE	E until the counte	er rolls over; th	ereafter, the
(1) 10 DATE	and 1 DATE m	ust form a valid	date 01 to 31	dependent on ma	onth and year			

^{(1) 10}_DATE and 1_DATE must form a valid date, 01 to 31, dependent on month and year.

			Table 10). MONTH F	Register			
Address	0x05							
Name	MONTH	I						
Initial Value	000XXX	XXb						
Description	Clock m	onth						
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
	RSVD		10_MONTH		1_MC	ONTH		Name
	r/w		r/w		r/	/w		Read/Write
0	0	0	Х	Х	Х	Х	Х	Initial
0	0	0	UC	UC	UC	UC	UC	Cycle
RSVD	Reserved. T	he RSVD bits	should always be	written as 0.				
10_MONTH	are 0 to 1 ⁽¹⁾	. If invalid data	10_MONTH bits is written to 10_M er, the data in 10_	ONTH, the clo	ck will update w	the tens of mon vith invalid data	th on the cloc in 10_MONTH	k. Valid values I until the

1_MONTH BCD of month. The 1_MONTH bits are the BCD representation of the month on the clock. Valid values are 0 to 9⁽¹⁾. If invalid data is written to 1_MONTH, the clock will update with invalid data in 1_MONTH until the counter rolls over; thereafter, the data in 1_MONTH is valid.

(1) 10_MONTH and 1_MONTH must form a valid date, 01 to 12.



SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010

			I able I		egiete.			
Address	0x06							
Name	YEARS							
Initial Value	XXXXXXX	XXb						
Description	Clock yea	ar						
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
10_YEAR					1_YE	EAR		Name
	r/w				r/\	N		Read/Write
Х	Х	Х	Х	Х	Х	Х	Х	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle
10_YEAR 1_YEAR	to 9. If invalid thereafter, the switches from BCD of year. data is written	data is writter data in 10_Y backup powe The 1_YEAR to 1_YEAR, t AR is valid. Tir	10_YEAR bits are n to 10_YEAR, th 'EAR is valid. Timer supply to main bits are the BCD the clock will upd me keeping regis or supply.	ne clock will upone ne keeping regis power supply. prepresentation date with invalid	late with invalid of sters can take up of the years on data in 1_YEAR	data in 10_YEA o to 1 second to the clock. Valio the clock. Valio	AR until the cou o update after t d values are 0 t ter rolls over; th	inter rolls over; the RTC to 9. If invalid hereafter, the
			,					
			Table 12.	CAL_CFG1	Register			
Address	0x07		Table 12.	CAL_CFG1	Register			
Address Name	0x07 CAL_CFC	31	Table 12.	CAL_CFG1	Register			
			Table 12.	CAL_CFG1	Register			
Name	CAL_CFC 10000000		Table 12.	CAL_CFG1	Register			
Name Initial Value	CAL_CFC 10000000)b	Table 12.	CAL_CFG1	Register D2	D1	D0	BIT(S)
Name Initial Value Description	CAL_CFC 10000000 Calibratio	Db In and control			-	D1	D0	BIT(S) Name
Name Initial Value Description	CAL_CFC 10000000 Calibratio D6	Db on and control D5			D2	D1	D0	
Name Initial Value Description D7 OUT	CAL_CFC 1000000 Calibratio D6 FT	Db on and control D5 S			D2 CAL	D1	D0	Name
Name Initial Value Description D7 OUT r/w	CAL_CFC 1000000 Calibratio D6 FT r/w	Db on and control D5 S r/w	D4	D3	D2 CAL r/w			Name Read/Write
Name Initial Value Description D7 OUT r/w 1	CAL_CFC 1000000 Calibratio D6 FT r/w 0 UC Logic output, 0 IRQ i	Db n and control D5 S r/w 0 UC	D4	D3 0 UC	D2 CAL r/w 0 UC	0 UC	0 UC	Name Read/Write Initial
Name Initial Value Description D7 OUT r/w 1 UC	CAL_CFC 1000000 Calibratio D6 FT r/w 0 UC Logic output, 0 IRQ i 1 Frequency tes produced on t	Db m and control D5 S r/w 0 UC when FT = 0. is logic 0 is logic 1 st. The FT bit the IRQ pin. T	D4 0 UC	D3 0 UC 0, the logic outp	D2 CAL r/w 0 UC ut of IRQ pin refl test signal on the	0 UC ects the value e ĪRQ pin. Whe	0 UC of OUT.	Name Read/Write Initial Cycle
Name Initial Value Description D7 OUT r/w 1 UC OUT	CAL_CFC 1000000 Calibratio D6 FT r/w 0 UC Logic output, 0 IRQ i 1 Frequency tes produced on t 0 Disat	Db D5 S r/w 0 UC when FT = 0. is logic 0 is logic 1 st. The FT bit the IRQ pin. T ble	D4 0 UC When FT is zero	D3 0 UC 0, the logic outp	D2 CAL r/w 0 UC ut of IRQ pin refl test signal on the	0 UC ects the value e ĪRQ pin. Whe	0 UC of OUT.	Name Read/Write Initial Cycle
Name Initial Value Description D7 OUT r/w 1 UC OUT	CAL_CFC 1000000 Calibratio D6 FT r/w 0 UC Logic output, 0 IRQ i 1 Frequency tes produced on t 0 Disat 1 Enab Calibration sig	Db D5 S r/w 0 UC when FT = 0. is logic 0 is logic 1 st. The FT bit the IRQ pin. T ble le gn. The S bit of	D4 0 UC When FT is zero	D3 0 UC 0, the logic outp e the frequency o SFR register d	D2 CAL r/w 0 UC ut of IRQ pin refl test signal on the etermines the free ibration applied to	0 UC ects the value e IRQ pin. Whe equency of the	0 UC of OUT. en FT is 1, a so test signal.	Name Read/Write Initial Cycle
Name Initial Value Description D7 OUT r/w 1 UC OUT	CAL_CFC 1000000 Calibratio D6 FT r/w 0 UC Logic output, 0 IRQ i 1 IRQ i Frequency tes produced on t 0 Disat 1 Enab Calibration sig slows the RTC	Db D5 S r/w 0 UC when FT = 0. is logic 0 is logic 1 st. The FT bit the IRQ pin. T ble le gn. The S bit of	0 UC When FT is zero is used to enable he FTF bit in the determines the po	D3 0 UC 0, the logic outp e the frequency o SFR register d	D2 CAL r/w 0 UC ut of IRQ pin refl test signal on the etermines the free ibration applied to	0 UC ects the value e IRQ pin. Whe equency of the	0 UC of OUT. en FT is 1, a so test signal.	Name Read/Write Initial Cycle
Name Initial Value Description D7 OUT r/w 1 UC OUT	CAL_CFC 1000000 Calibratio FT r/w 0 UC Logic output, 0 IRQ i 1 IRQ i 1 IRQ i 5 Frequency tes produced on t 0 Disat 1 Enab Calibration sig slows the RTC 0 Slowi	Db D5 S r/w 0 UC when FT = 0. is logic 0 is logic 1 ist. The FT bit the IRQ pin. T ble gn. The S bit of C. If S is 1, the	0 UC When FT is zero is used to enable he FTF bit in the determines the po	D3 0 UC 0, the logic outp e the frequency o SFR register d	D2 CAL r/w 0 UC ut of IRQ pin refl test signal on the etermines the free ibration applied to	0 UC ects the value e IRQ pin. Whe equency of the	0 UC of OUT. en FT is 1, a so test signal.	Name Read/Write Initial Cycle

Table 11. YEARS Register

Table 13. (Calibration
-------------	-------------

CAL (DEC)	S = 0	S = 1
0	+0 ppm	–0 ppm
1	+2 ppm	–4 ppm
N	+N / 491520 (per minute)	–N / 245760 (per minute)
30	+61 ppm	–122 ppm
31	+63 ppm	–126 ppm

www.ti.com

Address	0x08							
Name	TCH2							
	1001000							
Initial Value			ntral					
Description		harge TCH2 co	ntroi		Γ		1	T
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
RS	SVD	TCH2			RSVD			Name
r/	/w	r/w			r/w		1	Read/Write
1	0	0	1	0	0	0	0	Initial
UC	0	0	1	UC	UC	UC	UC	Cycle
	0 Ope 1 Clos							
Address	0x09		Table ⁻	15. CFG2 Re	egister			
	0x09 CEG2		Table ⁻	15. CFG2 Re	egister			
Address Name Initial Value	0x09 CFG2 1010101		Table ⁻	15. CFG2 Re	egister			
Name Initial Value	CFG2	10b	Table ⁻	15. CFG2 Re	egister			
Name nitial Value	CFG2 1010101	10b	Table ⁻	15. CFG2 Re	egister	D1	D0	BIT(S)
Name nitial Value Description	CFG2 1010101 Configur	10b ration 2	D4		D2	D1 HE	D0	BIT(S) Name
Name Initial Value Description	CFG2 1010101 Configur D6	10b ration 2 D5	D4 VD		D2 TC		D0	Name
Name Initial Value Description D7 RSVD	CFG2 1010101 Configur D6 TCFE	10b ration 2 D5 RS	D4 VD		D2 TC	HE	D0 0	
Name Initial Value Description D7 RSVD r/w	CFG2 1010101 Configur D6 TCFE r/w	10b ration 2 D5 RS ¹ r/	D4 VD w	D3	D2 TC r/	HE		Name Read/Write
Name Initial Value Description D7 RSVD r/w 1 1	CFG2 1010101 Configur D6 TCFE r/w 0 0	10b ration 2 D5 RS ¹ r/v 1	D4 VD N O UC	D3 1 1	D2 TC r/ 0	HE w 1	0	Name Read/Write Initial
Name Initial Value Description D7 RSVD r/w 1	CFG2 1010101 Configur D6 TCFE r/w 0 0 0 Reserved. T Trickle charg	10b ration 2 D5 RS ^v r/v 1 UC	D4 VD w UC nould always be The TCFE bit is	D3 1 1 written as 0.	D2 TC r/ 0 0	HE w 1 1	0	Name Read/Write Initial Cycle
Name nitial Value Description D7 RSVD r/w 1 1 1 RSVD	CFG2 1010101 Configur D6 TCFE r/w 0 0 0 Reserved. T Trickle charg	10b ration 2 D5 RS ¹ r/v 1 UC he RSVD bits sh ge FET bypass. is 1, the FET is	D4 VD w UC nould always be The TCFE bit is	D3 1 1 written as 0.	D2 TC r/ 0 0	HE w 1 1	0	Name Read/Write Initial Cycle
Name Initial Value Description D7 RSVD r/w 1 1 1 RSVD	CFG2 1010101 Configur D6 TCFE r/w 0 0 Reserved. T Trickle charg When TCFE	10b ration 2 D5 r/v 1 UC he RSVD bits sh ge FET bypass. is 1, the FET is en	D4 VD w UC nould always be The TCFE bit is	D3 1 1 written as 0.	D2 TC r/ 0 0	HE w 1 1	0	Name Read/Write Initial Cycle



www.ti.com

Special Function Registers

Table 16. SF KEY 1 Register

Address	0x20
Name	SF KEY 1
Initial Value	0000000b
Description	Special function key 1

D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
	SF KEY B1							
			r,	/w				Read/Write
0	0	0	0	0	0	0	0	Initial
0	0	0	0	0	0	0	0	Cycle

SF KEY B1

Special function access key byte 1. Reads as 0x00, and key is 0x5E.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

Table 17. SF KEY 2 Register

Address	0x21										
Name	SF KEY	SF KEY 2									
Initial Value	Initial Value 0000000b										
Description	cription Special function key 2										
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)			
	SF KEY 2										
r/w											
0	0	0	0	0	0	0	0	Initial			
0	0	0	0	0	0	0	0	Cycle			

SF KEY 2

Special function access key byte 2. Reads as 0x00, and key is 0xC7.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

Table 18. SFR Register

					5						
Address	0x22										
Name	SFR										
Initial Value	000000	0000000b									
Description	Special	function registe	er 1								
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)			
	FTF	Name									
	r/w	Read/Write									
0	0	0	0	0	0	0	0	Initial			
0	0	0	0	0	0	0	0	Cycle			

RSVD FTF Reserved. The RSVD bits should always be written as 0.

Force calibration to 1 Hz. FTF allows the frequency of the calibration output to be changed from 512 Hz to 1 Hz. By default, FTF is cleared, and the RTC outputs a 512-Hz calibration signal. Setting FTF forces the calibration signal to 1 Hz, and the calibration tracks the internal ppm adjustment. Note: The default 512-Hz calibration signal does not include the effect of the ppm adjustment.

- 0 Normal 512-Hz calibration
- 1 1-Hz calibration



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
BQ32000D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
BQ32000DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ32000DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ32000DR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated