

# 3.0V to 5.5V RS485/RS422 Transceivers with ±20kV ESD Protection

#### 1. Features

- High-Performance and Compliant with RS-485 EIA/ TIA-485 Standard
  - Low EMI 500kbps Data Rate (CS48505x) and up to 20Mbps (CS48520x) High-Speed Data Rate
  - 50 Nodes on the Same Bus
- Integrated Protection for Robust Communication
  - -7V to +12V Common-Mode Voltage Range
  - ±20kV Human Body Model ESD Protection and ±4kV Contact Discharge IEC 61000-4-2 ESD Protection on A/B pins
  - Short-Circuit Protection
  - Thermal Shutdown
  - True Fail-Safe Guarantees Known Receiver Output State
  - Glitch-free during Power on/Power off
- Output Level is Compatible with Profibus Standard
  - |V<sub>OD</sub>| > 2.1V @ 5V Supply Voltage
- Low Power
  - Low Supply Current (0.95mA, typ.)
  - Shutdown Current < 5µA
- 3V to 5.5V Supply Voltage Range
- Wide Operating Temperature Range: -40°C to 125°C
- 8 pin SOIC, 8 pin MSOP and 8 pin DFN Packages

#### 2. Applications

- Factory Automation & Control
- Grid Infrastructure
- Home and Building Automation
- Video Surveillance
- Smart Meters
- Process Control
- Telecommunication Equipment

#### 3. General Description

The CS485xx family of devices are low-power half-duplex transceivers for RS-485/RS-422 communications in harsh environments. All devices feature  $\pm 20$ kV electro-static discharge (ESD) protection for the bus pins (A and B),

eliminating the need for additional system level protection components.


The CS485xx family of devices contain one driver( $T_x$ ) and one receiver( $R_x$ ), operates over the +3V to +5.5V supply range, making these devices convenient for designers to use one part with either +3.3V or +5V supply systems. The CS48520x devices can transmit and receive at data rates up to 20Mbps, while the CS48505x devices are specified for data rates up to 500kbps. These devices also include fail-safe circuitry, guaranteeing a logic-high receiver output when the receiver inputs are shorted or open.

All devices are specified over the -40°C to +125°C wide operating temperature range and are available in small 8-pin MSOP, 8-pin DFN packages for space constrained applications and 8-pin SOIC for drop-in compatibility design.

#### **Device Information**

Part number	Package	Package size (NOM)
CS48505S	SOIC8	3.9mm*4.9mm
CS48520S	30108	3.9mm 4.9mm
CS48505M	MSOP8	3mm*3mm
CS48520M	IVISOPO	5111111 5111111
CS48505D	DFN8	3mm*3mm
CS48520D	DEINO	5111111/3111111

Simplified Block Diagram





# 4. Ordering Information

# **Table 4-1. Ordering Information**

Part Number	Full/Half-Duplex	Data Rate(Mbps)	Number of Nodes on Bus	Package
CS48505S	Half-Duplex	0.5	50	SOIC8(S)
CS48520S	Half-Duplex	20	50	SOIC8(S)
CS48505M	Half-Duplex	0.5	50	MSOP8(M)
CS48520M	Half-Duplex	20	50	MSOP8(M)
CS48505D	Half-Duplex	0.5	50	DFN8(D)
CS48520D	Half-Duplex	20	50	DFN8(D)



# **Table of Contents**

1.	Featu	ıres	1
2.	Appl	ications	1
3.	Gene	eral Description	1
4.	Orde	ring Information	2
5.		sion History	
6.		onfiguration and Descriptions	
7.	Speci	ification	5
	7.1.		
	7.2.	ESD Ratings	5
	7.3.	Recommended Operating Conditions	5
	7.4.	Thermal Information	5
	7.5.	Electrical Characteristics	ε
	7.6.	Switching Characteristics	7
	7.7.	Typical Characteristics	8

8.	Para	meter	Measurement Information	11
9.	Deta	iled D	escription	14
	9.1.	Ove	rview	14
	9.2.	Devi	ce Functional Modes	14
	9.	2.1.	Driver	14
	9.	2.2.	Fail-Safe Receiver	14
10.	Appl	icatior	n Information	15
11.	Pack	age In	formation	16
	11.1.	SOIC	C8 Package Outline	16
	11.2.	MSC	P8 Package Outline	17
	11.3.	DFN	8 Package Outline	18
12.	Sold	ering 1	Temperature (reflow) Profile	19
13.	Tape	and R	eel Information	20
14.	Impo	rtant	statement	21

# 5. Revision History

Revision Number	Description	Page Changed
Version 1.00	N/A	N/A



# 6. Pin Configuration and Descriptions




Figure 6-1. CS485xx pin configuration

Table 6-1 CS485xx pin description

Pin Name	Pin Number	Description
RO	1	Receiver data output. With REB low, RO is high when $(V_A - V_B) > V_{TH+}$ and is low when $(V_A - V_B) < V_{TH-}$ .
		RO is high impedance when REB is high. See <i>Table 9-2</i> for details.
		Receiver output enable. Drive REB low or connect to GND to enable RO. Drive REB high or leave open
REB	2	to disable the receiver and put RO in high impedance. Drive REB high and DE low to force the IC into
		low-power shutdown mode.
DE	3	Driver output enable. Drive DE high to enable the driver. Drive DE low or leave open to disable the
DE	3	driver. Drive REB high and DE low to force the IC into low-power shutdown mode.
		Driver data input. With DE high, a logic low on DI forces the noninverting output (A) low and the
DI	4	inverting output (B) high; a logic high on DI forces the noninverting output high and the inverting output
		low. See <i>Table 9-1</i> for details.
GND	5	Ground.
Α	6	Noninverting RS-485/RS-422 driver output/receiver input.
В	7	Inverting RS-485/RS-422 driver output/receiver input.
V <sub>CC</sub>	8	Power supply input. Bypass V <sub>CC</sub> to GND with at least 0.1µF capacitor as close to the device as possible.
EP		Exposed Pad (DFN8 package Only). Connect EP to GND.



# 7. Specification

# 7.1. Absolute Maximum Ratings<sup>1</sup>

	Parameters	Minimum value	Maximum value	Unit
V <sub>CC</sub> <sup>2</sup>	Power supply voltage	-0.5	7.0	V
A, B <sup>2</sup>	Voltage on the bus	-8	13	V
DE, DI, REB	Logic control voltage	-0.3	V <sub>CC</sub> +0.3 <sup>3</sup>	V
RO	Logic voltage at RO	-0.3	V <sub>CC</sub> +0.3 <sup>3</sup>	V
T <sub>J</sub>	Junction temperature		150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C

#### Notes:

- 1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- 2. All voltage values are with respect to the ground terminal (GND) and are peak voltage values.
- 3. Maximum voltage must not be exceed 7V.

#### 7.2. ESD Ratings

	Parameters	Value	Unit
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, bus pins (A, B) to GND <sup>1</sup>	±20	
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins <sup>1</sup>	±8	
V <sub>ESD</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>2</sup>	±2	kV
	Contact Discharge, per IEC 61000-4-2, bus pins (A, B) to GND	±4	
	Contact Discharge, per IEC 61000-4-2, all other pins to GND	TBD	

#### Notes:

- 1. Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- 2. Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.

# 7.3. Recommended Operating Conditions

	Parameters	Minimum value	Typical value	Maximum value	Unit
V <sub>cc</sub>	Power supply	3	5	5.5	V
V <sub>IN</sub>	Input voltage at any bus terminal	-7		12	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
V <sub>IH</sub>	High-level input voltage	2.0		V <sub>cc</sub>	V
R <sub>L</sub>	Differential load resistance	54			Ohm
1/t <sub>UI</sub>	Signaling rate: CS48505x			500	kbps
1/t <sub>UI</sub>	Signaling rate: CS48520x			20	Mbps
T <sub>A</sub>	Operating ambient temperature	-40		125	°C
Tı	Junction temperature	-40		150	°C

# 7.4. Thermal Information

	THERMAL METRIC	SOIC8	MSOP8	DFN8	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120	160	45	°C/W



# 7.5. Electrical Characteristics

All typical specs are at  $V_{CC}$  = 5V,  $T_A$  = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameters	Test condition	s	Minimum value	Typical value	Maximum value	Unit
Driver							
		$R_L = 60 \Omega$ , -7 V ≤ $V_{test} \le 12 V$ (s	ee Figure 8-1) <sup>(1)</sup>	1.5	3.2		V
	Differential output	$R_L = 60 \Omega$ , $-7 V \le V_{test} \le 12 V$ ,	4.5 V ≤ V <sub>CC</sub> ≤ 5.5	2.4	2.2		
$ V_{OD} $	·	V (see Figure 8-1)		2.1	3.2		
Output voltage  Common-mode out voltage  Change in steady-st common-mode out voltage  Change in steady-st common-mode out voltage  Change in steady-st common-mode out voltage, peak to pe  Short-circuit output current  Receiver  I  Receiver  Receiver Input Resistan  Receiver differentia	voitage	$R_L = 100 \Omega$ , $C_L = 50pF$ (see Fig	ure 8-2)	1.8	3.6		V
		$R_L = 54 \Omega m C_L = 50 pF$ (see Fig	ure 8-2)	1.5	3.2		V
Λ1\/1	Change in differential			-200		200	mV
7   VOD	output voltage			-200		200	1110
Voc	Common-mode output			1	V <sub>cc</sub> /2	3.3	V
	=	$R_L = 54 \Omega \text{ or } 100\Omega$ , $C_L = 50 \text{pl}$	, (see Figure 8-2)	-200			
$\Delta V_{OC(SS)}$	•		2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			200	
							mV
A) /					450		
ΔV <sub>OC(pp)</sub>	•				450		
I <sub>OS</sub>		DE = $V_{CC}$ , -7 V $\leq V_{O} \leq 12$ V			90	150	mA
Receiver	current						1
neceive:			V <sub>I</sub> = 12V		70	600	μΑ
I <sub>I</sub>	Bus input current	DE = 0 V, V <sub>CC</sub> = 0 V or 5 V	V <sub>1</sub> = -7V	-200	<del>-4</del> 0		μΑ
		1/ 71/ 1/ 401/1/	· ·	-200	<del>-4</del> 0		μ
Rı	Receiver Input Resistance	$V_A = -7V$ , $V_B = 12V$ or $V_A = 1$ $V_B = -7V$	.2V,	20			kΩ
VTHA	Receiver differential				-110	<b>–</b> 50	mV
<b>/</b> TH+	threshold voltage rising						
$V_{TH-}$	Receiver differential	Over common-mode range		-200	-140		mV
	threshold voltage falling	_					1
V <sub>HYS</sub>	Receiver input hysteresis				30		mV
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -4mA		V <sub>CC</sub> – 0.5	V <sub>CC</sub> – 0.3		V
V <sub>OL</sub>	Output low voltage	I <sub>OH</sub> = 4mA			0.2	0.4	V
I <sub>OZR</sub>	Output high-impedance	$V_0 = 0 \text{ V or } V_{CC}$ , REB = $V_{CC}$		-1		1	μΑ
	Current						1
I <sub>OSR</sub>	Receiver output short	REB = DE = 0V,错误!未找到	引引源。			95	mA
Input Logi	current						1
Input Logi	Logic Input current	$3 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{IN} \le \text{V}$	l <sub>oo</sub>	-5		5	μΑ
Device	Logic input current	3 V 3 V(( 2 3.3 V, 0 V 3 V N 3 V	CC .			3	μΑ
Device		Driver and receiver enabled					
		REB=0V, DE = $V_{CC}$ , No load			0.95	1.5	mA
		Driver enabled, receiver					
	Supply current	Disabled REB= $V_{CC}$ , DE = $V_{CC}$ , N	o load		0.55	1	mA
Icc	(quiescent)	Driver disabled, receiver enal					
	, ,	= 0V, No load	,		0.7	1.1	mA
		Driver and receiver disabled	REB=V <sub>CC.</sub> DE = 0V.			_	
		D=open, No load	,,			5	μΑ
<del>-</del>	Thermal shutdown				200		
$T_{SD}$	temperature				200		°C
T <sub>SDHYS</sub>	T <sub>SD</sub> hysteresis				25		



# 7.6. Switching Characteristics

All typical specs are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C, Min/Max specs are over recommended operating conditions unless otherwise specified.


	Parameter	Test Conditions	Minimum value	Typical value	Maximum value	Unit
Driver		•				
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time	D 540 C 50 5 22 5 22 5 22 6 2			25	ns
t <sub>PHL</sub> ,t <sub>PLH</sub>	Propagation delay	$R_L$ = 54 Ω, $C_L$ = 50 pF, see Figure 8-4			25	ns
t <sub>SK(P)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>				3.5	ns
t <sub>PHZ</sub> ,t <sub>PLZ</sub>	Disable time	See Figure 8-6, Figure 8-5		10	30	ns
	Frable time	REB = 0V, See Figure 8-6, Figure 8-5		10	30	ns
t <sub>PZH</sub> ,t <sub>PZL</sub>	Enable time	REB = V <sub>CC</sub> , See Figure 8-6, Figure 8-5		6	12	us
Receiver						
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time			4	8	ns
t <sub>PHL</sub> ,t <sub>PLH</sub>	Propagation delay	$C_L = 15 \text{ pF, see Figure 8-7}$		40	80	ns
t <sub>SK(P)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>				4	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	see Figure 8-8		7	20	ns
t <sub>PZH(1)</sub> ,t <sub>PZL(1)</sub> ,		DE = V <sub>CC</sub> , see Figure 8-8 , Figure 8-8		30	70	ns
$t_{PZH(2)}, t_{PZL(2)},$	Enable time	DE = 0 V, see, Figure 8-8, Figure 8-8		6	12	μs

<sup>1.</sup>  $C_L$  includes external circuit (fixture and instrumentation etc.) capacitance.




### 7.7. Typical Characteristics


All typical specs are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ , Min/Max specs are over recommended operating conditions unless otherwise specified.







# **Typical Characteristics (continued)**



# 8. Parameter Measurement Information




Figure 8-1. Driver Differential Output Voltage With Common-Mode Load




Figure 8-2. Driver Differential and Common-Mode Output With RS-485 Load




Figure 8-1 Receiver Output Short Current Measurement






Figure 8-3 Driver Differential Output Rise and Fall Times and Propagation Delays




Figure 8-4. Driver Enable and Disable Times With Active High Output and Pull-Down Load




Figure 8-5. Driver Enable and Disable Times With Active Low Output and Pull-up Load




Figure 8-6. Receiver Output Rise and Fall Times and Propagation Delays




Figure 8-7. Receiver Enable/Disable Times With Driver Enabled




Figure 8-8. Receiver Enable Times With Driver Disabled



### 9. Detailed Description

#### 9.1. Overview

The CS485xx family of devices are optimized for RS-485/RS-422 applications per the EIA/TIA-485 standard. These devices contain one differential driver and one differential receiver. The receiver allows up to 50 transceivers on a single bus. Driver Enable (DE) and Receiver Enable (REB) pins are included on these half-duplex transceivers. When disabled, the driver and receiver outputs are high impedance. In addition, the CS48505x features reduced slew-rate driver that minimize EMI and reduce reflections caused by improperly terminated cables, thus allowing error-free data transmission up to 500kbps. The driver slew-rate of the CS48520x is not limited, allowing them to transmit up to 20Mbps data rate.

To reduce system complexity and the need for external protection, the driver outputs/receiver inputs of the CS48505/CS48520 incorporate a high ESD protection circuit capable of protecting against up to ±20kV of ESD Human Body Model (HBM) and ±4kV Contact Discharge per IEC 61000-4-2. In addition, two mechanisms against excessive power dissipation caused by faults or bus contention. The first, over-current protection on the output stage, provides immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state once the junction temperature of the devices exceed the thermal shutdown threshold T<sub>SD</sub> (200°C, typ.). The shutdown condition is cleared when the junction temperature drops to 175°C.

#### 9.2. Device Functional Modes

#### 9.2.1. Driver

The CS485xx driver accepts a single-ended, logic-level input (DI) and transfers it to a differential RS-485/RS-422 level output on the A and B driver outputs. Set the driver enable input (DE) low to disable the driver. A and B are high impedance when the driver is disabled. The DI pin has an internal pull-up resistor to V<sub>CC</sub>, thus, when left open while the driver is enabled, the noninverting output A turns high and inverting output B turns low. See Table 9-1 for details.

Input	Enable	Output		Function
DI	DE	Α	В	Function
Н	Н	Н	L	Drive bus high
L	Н	L	Н	Drive bus low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Drive bus high by default
Note:				

Table 9-1. CS485xx Driver Function Table

#### 9.2.2. Fail-Safe Receiver

L = Low level; H = High level; Z = high impedance; X = Don't care.

The CS485xx receiver accepts a differential, RS-485/RS-422 level input on the A and B inputs and transfers it to a single-ended, logic-level output (RO). Drive the receiver enable input (REB) low to enable the receiver. Drive REB high to disable the receiver. RO is high impedance when REB is high.

The CS485xx receiver includes a true fail-safe feature that ensures the receiver output (RO) is high when the receiver inputs are shorted or open, or when they are connected to a differentially terminated transmission line with all drivers disabled. If the differential receiver input voltage ( $V_A - V_B$ ) is greater than or equal to  $V_{TH+}$  (-50mV, maximum), RO is logic high; if the input voltage ( $V_A - V_B$ ) is less than the negative input threshold  $V_{TH-}$  (-200mV, minimum), the receiver output RO turns low. See Table 9-2 for more details.



<b>Table 9-2.</b>	CS485xx	Receiver	<b>Function</b>	Table

Differential Input	Enable	Output	Function		
$V_{ID} = V_A - V_B$	REB	RO			
$V_{TH+} < V_{ID}$	L	Н	High-level bus state		
$V_{TH-} < V_{ID} < V_{TH+}$	L	Indeterminate	Indeterminate bus state		
$V_{ID} < V_{TH}$	L	L	Low-level bus state		
X	Н	Z	Receiver disabled		
X	OPEN	Z	Receiver disabled by default		
Open-circuit bus	L	Н	Fail-safe high output		
Short-circuit bus	L	Н	Fail-safe high output		
Idle (terminated) bus	L	Н	Fail-safe high output		
Note:					
L = Low level; H = High level; Z = high impedance.					

## 10. Application Information

The CS485xx family of half-duplex RS-485 transceivers commonly used for asynchronous data transmissions, the driver and receiver enable pins allow for the configuration of different operating modes. An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. As seen in the following Figure 10-1 typical network application circuit, to minimize reflections, terminate the line at both ends with a termination resistor,  $R_T$ , whose value matches the characteristic impedance( $Z_0$ ) of the cable, and keep stub lengths off the main line as short as possible. This method, known as parallel termination, generally allows for higher data rates over longer cable length.

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with at least 100nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.





Figure 10-1. Typical RS-485 Network With CS485xx Half-Duplex Transceivers


# CHIPANALOG

# 11. Package Information


# 11.1. SOIC8 Package Outline




**TOP VIEW** 



# **RECOMMENDED LAND PATTERN**




**FRONT VIEW** 



**LEFT-SIDE VIEW** 




# 11.2. MSOP8 Package Outline






# 11.3. DFN8 Package Outline



**BOTTOM VIEW** 




# COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	TYP	MAX				
Α	0.70	0.75	0.80				
A1	0.00	0.02	0.05				
A2		0.203					
b	0.30	0,35	0.40				
D	2.90	3.00	3.10				
D1	2.51	2.56	2.61				
E	2.90	3,00	3.10				
E1	1.55 1.60 1.69						
е	0,65BSC						
L	0.35	0.45					
N	8						
aaa	0.08						
bbb	0.10						

#### NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS(ANGLES IN DEGREES).
- 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS THE TERMINALS.



# 12. Soldering Temperature (reflow) Profile




Figure 12-1 Soldering Temperature (reflow) Profile


**Table12- 1 Soldering Temperature Parameter** 

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 2 to Peak)	3°C/second max
Time of Preheat temp(from 150 2 to 200 2	60-120 second
Time to be maintained above 217	60-150 second
Peak temperature	260 +5/-0 2
Time within 5 lof actual peak temp	30 second
Ramp-down rate	6 ℃/second max.
Time from 252 to peak temp	8 minutes max




# 13. Tape and Reel Information

### **REEL DIMENSIONS**




#### **TAPE DIMENSIONS**



Α0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CS48505S	SOIC8	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CS48520S	SOIC8	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CS48505M	MSOP8	М	8	5000	330	12.6	6.55	5.4	1.9	8.0	12.0	Q1
CS48520M	MSOP8	М	8	5000	330	12.6	6.55	5.4	1.9	8.0	12.0	Q1
CS48505D	DFN8	D	8	3000	180	12.4	3.3	3.3	1.1	8.0	12.0	Q1
CS48520D	DFN8	D	8	3000	180	12.4	3.3	3.3	1.1	8.0	12.0	Q1



### 14. Important statement

Shanghai Chipanalog Microelectronics Co., Ltd.

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

#### **Trademark information**

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



http://www.chipanalog.com