



BUS-CONTROLLED PAL/SECAM TV PROCESSOR

- I²C BUS CONTROL OF ALL FUNCTIONS
- INTEGRATED FILTERS (TRAP, BANDPASS, CLOCHE)
- INTEGRATED LUMINANCE DELAY LINE
- PAL/SECAM CHROMA DEMODULATORS
- AUTOMATIC CUT-OFF CURRENT LOOP
- TWO RGB INPUTS
- SVHS SWITCH
- TWO PLLs HORIZONTAL DEFLECTION
- VERTICAL COUNT DOWN
- VERY FEW EXTERNAL COMPONENTS

DESCRIPTION

The STV2112B is a fully bus controlled IC for TV luma, chroma and deflection processing.

Used with STV8224 (PIF/SIF/switches), TDA1771 or TDA8174 (frame booster), STV2180 (delay line), it allows to design a PAL/SECAM (BGDKIL) set with very few external components and no adjustment.




PIN CONNECTIONS

CHROMA/SCANNING GROUND	GND2	1	42	V _{CC2}	CHROMA/SCANNING/BUS SUPPLY
XTAL2 SELECTION	SELECT	2	41	BYO	B-Y OUTPUT
4.43MHz XTAL	CXTL1	3	40	RYO	R-Y OUTPUT
CHROMA LOOP FILTER	CLPF	4	39	RYI	R-Y INPUT
ACC CONTROL CAPACITOR	ACC	5	38	BYI	B-Y INPUT
DATA WIRE FC BUS	SDA	6	37	LFB/SC	LINE FLYBACK INPUT/SANDCASTLE OUTPUT
CLOCK WIRE FC BUS	SCL	7	36	HOUT	HORIZONTAL OUTPUT
FILTER TUNING	FTUN1	8	35	VOUT	VERTICAL OUTPUT
CLOCHE FILTER TUNING	FTUN2	9	34	VAMP	AMPLITUDE CONTROL VOLTAGE
VOLUME AND MUTE CONTROL VOLTAGE	VOL	10	33	SLPF	SCANNING LOOP FILTER
IF STANDARD AND SWITCH SELECTION	SWI	11	32	SXTL	503kHz CERAMIC
OSD BLUE INPUT	BOSD	12	31	BCL	BEAM CURRENT LIMITER
OSD GREEN INPUT	GOSD	13	30	ICAT	CATHODE CURRENT MEASUREMENT
OSD RED INPUT	ROS D	14	29	RO	RED OUTPUT
OSD RGB INSERTION	FBOSD	15	28	GO	GREEN OUTPUT
EXTERNAL BLUE INPUT	BEXT	16	27	BO	BLUE OUTPUT
EXTERNAL GREEN INPUT	GEXT	17	26	CR	RED CUT-OFF CAPACITOR
EXTERNAL RED INPUT	REXT	18	25	CB	BLUE CUT-OFF CAPACITOR
EXTERNAL RGB INSERTION	FBEXT	19	24	CG	GREEN CUT-OFF CAPACITOR
CVBS OR LUMINANCE INPUT	Y/CVBS	20	23	CHR/SVHS	CHROMINANCE INPUT/SVHS SELECTION
BUS/VIDEO GROUND	GND1	21	22	V _{CC1}	VIDEO SUPPLY

2112B-01EFS

BLOCK DIAGRAM



2112B-02.EPS



FUNCTIONAL DESCRIPTION

1 - DEFLECTION CIRCUIT

Note : [X,Y] : line number referred to the internal line counter numbering

- Fully integrated synch. separator, with a low pass filter, a black level alignment of the Y/CVBS input, a slicing level at 2/3, 1/3 of the sync. pulse amplitude.
 - Frame sync. pulse locked on $2 f_H$ frequency to perfect interlace.
 - 500kHz VCO with an external ceramic resonator.
 - Two phase locked loops
 - the first PLL locks the VCO on the video signal frequency,
 - the second PLL compensates the line transistor storage time.
 - Three time constants for the first PLL.
 - the long time constant is used for normal operation
 - the short time constant is automatically used during the frame retrace and in search mode of VCR when the frame pulse is outside [258,264] and [309,314].
 - very long time constant when no video recognition
- Time constants in normal operation (automatic selection of time constants) :
- 50Hz input signal :
- short time constant : [306, 21]
 - long time constant : the rest of the field
 - inhibition of the first PLL :
the first locked loop is opened from line 309 to line 4.5 (or 314) in 50Hz mode.
 - the time constants values are chosen by means of external components.
 - possibility to force the short time constant through the bus.
 - possibility to force the very long time constant through the bus.
- Video identification : coincidence detector between the line synchro top and a line frequency window from the first PLL. The video identification status is available in the output register of the I²C bus decoder.
 - Generation of burst gate pulses and line frequency signals from the first PLL to drive the chroma and video circuits. The burst gate pulse is also sent to the sandcastle generator.
 - Frame synchro window :
[248, 352] catching
 - Field frequency selection windows :
[288, 352] 50Hz mode selection window
 - frame blanking pulse :
from line 0 to 21 in 50Hz mode
 - Vertical output pulse is 10.5 lines long.
 - Horizontal output pulse : 28 μ s line pulse on an open collector output;
 - Start up circuit : the horizontal output is at a high

level when V_{CC} increases from 0 to 6.8V. On shutting down, horizontal pulses are disabled when V_{CC} is below 6.2V.

- Soft-start circuit : the duty cycle of the horizontal output is 78 % ($\text{Thigh}/(\text{Thigh} + \text{TLow})$) when V_{CC1} is lower than ($0.75 \times V_{CC2}$), during the rising time. During the falling time, a 78% duty cycle HOUT pulse is provided when V_{CC1} is lower than ($0.60 \times V_{CC2}$).
- Possibility to disable the horizontal output pulse through the bus (force a high level on HOUT).
- Horizontal position adjustment controlled by bus.
- Bus controlled output voltage to adjust the vertical amplitude ; this voltage permits to adjust the slope of the vertical sawtooth generated by the external frame booster.
- Bus controlled vertical position ; the high level of the vertical pulse permits to adjust the vertical position.
- Bus controlled 4/3-16/9 selection : the low level of the vertical pulse is 0.1V when 16/9 is selected, 2V when 4/3 is selected.
- Combined flyback input and sandcastle output (Pin 37). Two thresholds on LFB/SCO Pin : The lowest threshold (0.7V) permits to extract the line blanking pulse ; the highest threshold (2V) permits to extract the line pulse for PLL2. The sandcastle signal at Pin 37 is used to control the external baseband chroma delay line.

2 - FILTERS

- Integrated trap filter :

$$Q = \frac{1}{\frac{f_o}{f_{-3dB}} - \frac{f_{-3dB}}{f_o}} \quad \begin{array}{l} Q = 1.7 \text{ at sharp. min} \\ Q = 3.0 \text{ at sharp. max} \end{array}$$

Center frequency :

- 4.43MHz for PAL
- 4.25MHz, for SECAM ($f_{-3dB} = 3\text{MHz}$; -20dB rejection between 4.1MHz and 4.4MHz)
- Integrated chroma bandpass :
Q = 3.5, Center frequency = 4.43MHz
- Integrated cloche filter for SECAM :
Q = 16, Center frequency = 4.286MHz
- Integrated delay line : Bandwidth = 8MHz
- Integrated low pass filter for deflection part.
- All filters are tuned with a reference phase locked loop. The PLL consists of a lowpass filter, a phase comparator, a loop filter (with an external capacitor). The reference signal is the continuous carrier wave from the VCO (4.43MHz). The PLL adjusts the center frequency of the lowpass so that it is equal to the reference signal. The tuning voltage of the PLL is used to adjust all other filters. The cloche filter is fine tuned with a second PLL operating during frame retrace.

FUNCTIONAL DESCRIPTION (continued)**3 - VIDEO CIRCUIT**

- 2 RGB inputs : RGB (OSD) input has priority against the RGBext. Maximum contrast on RGB (OSD). -12dB range contrast control on RGBext. Possibility to disable the RGBext insertion through the bus.
- Oversize blanking capability on FB(OSD)(Pin15) input. The RGB outputs will be blanked when the voltage on Pin 15 will exceed the second threshold at 1.9V (blanking threshold) : the whole field is blanked but not the inserted cut-off pulses. The OSD insertion threshold is 0.7V.
- Automatic cut-off current loop : 2V cut-off range. Sequential cut-off current measurement during the three lines after the frame blanking signal. Leakage current measurement during the frame blanking, memorization on an internal capacitor.
- Warm up detector.
- Beam current limiter DC voltage input. The beam current limiter control voltage will act on contrast first, then the brightness will be decreased when contrast attenuation reaches -5dB.
- Bus control of the red, green and blue channel gain (White point adjustment)
- Bus control of the red and green DC levels (black point adjustment)
- PAL and SECAM matrix).
- Switch-off of the trap filter in SVHS mode.
- Bus controlled contrast on luminance (20dB range)
- Bus controlled saturation (50dB range)
- Bus controlled brightness : 40% range at maximum contrast.
- Bus controlled sharpness (peaking) ; sharpness active in PAL standard only.
- Noise coring function on sharpness.

4 - CHROMA CIRCUIT**4.1 - PAL/SECAM Decoders**

- SVHS inputs ; bus controlled SVHS mode.
- 30dB range ACC
- Use of an external base band delay line (STV2180 recommended)
- Automatic standard identification, with possibility to force the standard through the bus.

4.2 - PAL Decoder

- ACC done by peak detector on synchronous demodulation of the burst
 - Fully integrated killer functions.
 - VCO using crystal 4.43MHz
- XTAL SPECIFICATION:
Frequency :
4.433619MHz (PAL/SECAM)

- Vibration mode : Fundamental, series resonance (no serial capacitor)
Motional capacity : 13fF \pm 3fF
Resonance resistance : < 70 Ω
Shunt capacitance : < 7pF
Spurious response : No resonance at $3 \cdot f_0 \pm 3\text{kHz}$
- 0° and $\pm 90^\circ$ demodulation angles for PAL

4.3 - SECAM Decoder

- ACC
- Fully integrated killer
- Two integrated discriminators with two PLL
- Integrated deemphasis

4.4 - Standard Identification

- Sequential identification.
- 2 identification sequences :
PAL mode, SECAM mode
- PAL priority
- the SECAM mode is locked after two identified SECAM sequences
- the SECAM mode can be selected in 50Hz only
- Blanking of the (R-Y) and (B-Y) outputs during color search mode.

5 - OTHER FUNCTIONS : IF CONTROLS**5.1 - Volume Control and Mute**

The volume control voltage range on Pin 10 is from 0.5V to 5V.

A low voltage on Pin 10 (below 0.2V) will mute the FM demodulator of the IF circuit STV8224.

It will put the volume at the minimum level and thus there will be no sound either in TV mode or SCART mode.

The volume control voltage and the mute level are controlled by the bus.

5.2 - IF Standard and TV/SCART Mode Selection

The selection of IF standard (positive or negative vision modulation) and the TV/SCART mode is controlled by the bus. The selection is converted in four voltages on Pin 21.

The lowest voltage selects the TV mode and the NEGATIVE vision modulation.

The highest voltage (open collector output with internal pull-up resistor to V_{CC}) selects the SCART mode and the NEGATIVE vision modulation.

The two other intermediate voltages select either TV mode and POSITIVE vision modulation or SCART mode and POSITIVE vision modulation.

I²C BUS SPECIFICATION

General Comments

Slave Address : 8A (HEX) (1000101X)

WRITE MODE DATA FORMAT

Slave Address	Register Address	Data
1000 1010 (8A)	XXXS SSSS (from 00 to 11HEX)	XXSS SSSS (6 significant bits Max.)

The not used bits in data byte must be put to "0".

READ MODE DATA FORMAT

Slave Address	Data
1000 1011 (8B)	SSSS SSSS (8 significant bits)

MSB on the left, LSB on the Right.

MSB

LSB

X	X	X	X	X	X	X	X
---	---	---	---	---	---	---	---

X : not significant bit - S : significant bit

Input Signals (Write Mode)

VIDEO

Address Dec (HEX)	Description	Data (Bits)	Comments
0 (00)	Contrast	5	XXX0 0000 = -20dB XXX1 1111 = 0dB
0 (00)	External Fast Blanking Enable	1	XXSX XXXX 0 = RGBext insertion enable 1 = RGBext insertion disable
1 (01)	Saturation	6	XX00 0000 = -44dB XX11 1111 = +6dB
2 (02)	Brightness	5	XXX0 0000 = -20% XXX1 1111 = +20%
2 (02)	RGB Outputs Blanking	1	XXSX XXXX 0 = Normal mode 1 = Blanking active
3 (03)	Red Drive Adjust (white point red adjust)	6	XX00 0000 = -6dB XX11 1111 = 0dB
4 (04)	Red Cut-off Adjust	6	XX00 0000 = +150mV XX11 1111 = -150mV
5 (05)	Green Drive Adjust (white point green adjust)	6	XX00 0000 = -6dB XX11 1111 = 0dB
6 (06)	Green Cut-off Adjust	6	XX00 0000 = +150mV XX11 1111 = -150mV
7 (07)	Blue Drive Adjust (white point blue adjust)	6	XX00 0000 = -6dB XX11 1111 = 0dB
8 (08)	Sharpness	3	XXXX X000 = Peaking Min. XXXX X111 = Peaking Max.

I²C BUS SPECIFICATION (continued)

Input Signals (Write Mode) (continued)

CHROMA

Address Dec (HEX)	Description	Data (Bits)	Comments
9 (09)	Not used		
10 (0A)	Standard Selection	4	XXXX SSSS 0000 = PAL/XTAL1 (4.43MHz) 0100 = SECAM/XTAL1 011X = Auto/90° 0001 = Not allowed 0010 = Not allowed 0011 = Not allowed 0101 = Not allowed 1000 = Not allowed 1001 = Not allowed 1010 = Not allowed 1011 = Not allowed 111X = Not allowed 1100 = Not allowed 1101 = Not allowed
10 (0A)	SVHS Selection	1	XXXS XXXX 0 = No SVHS (CVBS mode) 1 = SVHS mode

DEFLECTION

Address Dec (HEX)	Description	Data (Bits)	Comments
11 (0B)	Horizontal Shift	6	XX00 0000 = -2.5μs XX11 1111 = +2.5μs
12 (0C)	Vertical Amplitude	6	XX00 0000 = 1.2V XX11 1111 = 6.2V
13 (0D)	Vertical Position	3	XXXX X000 = 3.8V XXXX X111 = 6.3V
13 (0D)	50/60Hz Selection	2	XXXS SXXX 00 = Automode 01 = Not allowed 10 = 50Hz 11 = Not allowed
13 (0D)	Horizontal Output (HOUT) Safety	1	XXSX XXXX 0 = Normal mode 1 = HOUT disabled (high level)
14 (0E)	PLL1 Time Constant	2	XXXX XXSS 00 = Normal mode (Auto) 01 = Short time constant 10 = Very long time constant 11 = PLL1 inhibition (open loop)
14 (0E)	Interlace	1	XXXX XSXX 0 = Interlace 1 = DE-Interlace
14 (0E)	4/3 16/9 Selection	1	XXXX SXXX 0 = 4/3 (V _{OUT-Low} = 2V) 1 = 16/9 (V _{OUT-Low} = 0.1V)

I²C BUS SPECIFICATION (continued)**Input Signals** (Write Mode) (continued)

OTHERS

Address Dec (HEX)	Description	Data (Bits)	Comments
15 (0F)	Volume	6	XX00 0000 = 0.5V XX11 1111 = 5V
16 (10)	Mute	1	XXXX XXXS 0 = Mute not active 1 = Mute active
16 (10)	IF Standard / AV Switch	2	XXXX XSSX 00 = INT/FM (negative) 01 = INT/AM (positive) 10 = EXT/AM (positive) 11 = EXT/FM (negative)
16 (10)	Not Used	1	XXXX SXXX S = 0 default value
16 (10)	Cut-off Pulse Position	1	XXXS XXXX 0 = lines 23/24/25 in 50Hz, 1 = Not allowed
17 (11)	Only for Test	6	XXSS SSSS 00 0000 = Test mode not active

Output Signals (Read Mode)

READ REGISTER

Description	Data (Bits)	Comments
Field Frequency	1	XXXX XXXS 1 = 50Hz 0 = not 50Hz
Video Identification	1	XXXX XXSX 1 = No Identification 0 = Video Identification
SVHS Status	1	XXXX XSXX 1 = No SVHS 0 = SVHS
Standard Status	3	XXSS SXXX 111 = PAL/XTAL1 (4.43MHz) 110 = not to be used 101 = SECAM/XTAL1 011 = not to be used 010 = not to be used X00 = Color off
Circuit Identification	2	SSXX XXXX 11 = STV2118A/2116/2112 10 = STV2116A 01 = STV2112B 00 = STV2216

I²C BUS SPECIFICATION (continued)**Bus Register Initial Conditions**

Not used bits are preset to "0".

Address Dec (HEX)	Data Initial Value	Comments
0 (00)	XX01 0000	Mid. contrast ; RGBext insertion enable
1 (01)	XX10 0000	Mid. saturation
2 (02)	XX01 0000	Mid. brightness ; Blanking : normal mode
3 (03)	XX10 0000	Mid. RED drive adjust
4 (04)	XX10 0000	Mid. RED cut-off adjust
5 (05)	XX10 0000	Mid. GREEN drive adjust
6 (06)	XX10 0000	Mid. GREEN cut-off adjust
7 (07)	XX10 0000	Mid. BLUE drive adjust
8 (08)	XX00 0100	Mid. sharpness
9 (09)	XX10 0000	Not used
10 (0A)	XX00 0110	Auto search color standard ; no SVHS
11 (0B)	XX10 0000	Mid. horizontal shift
12 (0C)	XX10 0000	Mid. vertical amplitude
13 (0D)	XX00 0100	Mid. vertical position ; Auto search field frequency ; HOUT : normal mode
14 (0E)	XX00 0000	PLL1 time constant : normal mode ; Interlace ; 4/3 selection
15 (0F)	XX10 0000	Mid. volume
16 (10)	XX00 0000	Mute not active ; INT/FM IF mode ; Not used ; Cut-off pulses on lines 23/24/25 in 50Hz
17 (11)	XX00 0000	Test mode not active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (Pins 22-42) ($V_{CC1(22)} \leq V_{CC2(42)}$)	12	V
T _{oper}	Operating Temperature	0, +70	°C
T _{stg}	Storage Temperature	-55, +150	°C

2112B-01.TBL

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th(j-a)}	Junction-ambient Thermal Resistance (P _D = 1.3W) Typ.	40	°C/W

2112B-02.TBL

ELECTRICAL CHARACTERISTICS (V_{CC} = 9V, T_{amb} = 25°C, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

SUPPLY

V _{CC1}	Video Supply Voltage ($V_{CC1} \leq V_{CC2}$)		8.1	9	9.9	V
V _{CC2}	Chroma & Scanning & Bus Supply Voltage		8.1	9	9.9	V
I _{CC1}	V _{CC1} Current Consumption		55	75	95	mA
I _{CC2}	V _{CC2} Current Consumption	PAL mode	50	70	90	mA
P _{tot}	Power Total Dissipation			1305	1700	mW

LUMINANCE /CVBS INPUT (Pin 20)

DC ₂₀	DC Operating Voltage	No input signal	3.55	3.7	3.95	V
V _{20PP}	CVBS or Y Input Voltage			1	1.41	V _{PP}
GY	Luma Gain	Contrast Max., Drive Max.		4.1		-
CTRY	Luma Contrast Range		18	20	22	dB
-I ₂₀	Negative Clamping Current	During sync. pulse	-20	-25	-35	μA
I ₂₀	Clamping Current			5	10	μA

COMBINED CHROMINANCE AND SVHS SELECTION INPUT (Pin 23)

V ₂₃	Chrominance Input Voltage	Burst Amplitude, 100/75 colour bar		0.3		V _{PP}
V _{CLIP23}	Input Amplitude before Clipping		1.0			V _{PP}
V _{DC23}	DC Voltage	SVHS mode		1.6		V
V _{TH23}	SVHS Threshold Voltage		0.5	0.7		V
I _{low23}	Output Current	0V at Pin 23		120	170	μA
V _{min23}	Minimum Burst Signal Amplitude within the ACC Control Range			30		mV _{PP}
G _{ACC}	ACC Control Range	Change of Burst over whole ACC control range < 2dB		30		dB
Killer	Colour Killer on Threshold	Burst amplitude on Pin 20 or Pin 23, S/N > 40dB		5		mV _{PP}
	Colour killer off hysteresis			+3		dB

RGB INPUTS (Pins 12-13-14-16-17-18)

V _{CLAMP}	Clamp Level	Contrast Max., Drive Nom.	1.5	1.8	2.1	V
V _{RGB}	RGB Input Voltage			0.7	1	V _{PP}
G _{RGB}	RGB Gain	Contrast Max., Drive Max.		4.0		-
CTR _{RGB}	RGB Contrast Range	On external RGB (16-17-18)		11.5		dB
ΔBlack	Difference of Black Level of Internal and External signals at the Outputs				200	mV
I _{RGB}	Clamping Current		60	100	140	μA

2112B-03.TBL

ELECTRICAL CHARACTERISTICS ($V_{CC} = 9V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
OSD FAST BLANKING INPUT (Pin 15)						
$V_{THFB1-15}$	Insertion Threshold Voltage		0.5	0.7	0.85	V
$V_{THFB2-15}$	Blanking Threshold Voltage		1.6	2.0	2.4	V
T_{sw1-15}	Insertion Switching Delay			30		ns
T_{sw2-15}	Blanking Switching Delay			50		ns
I_{FB-15}	Input Current	0V at Pin 15			50	μA
EXTERNAL FAST BLANKING INPUT (Pin 19)						
$V_{THFB-19}$	Threshold Voltage		0.5	0.7	0.85	V
I_{FB-19}	Input Current	0V at Pin 19			50	μA
T_{sw1-19}	Switching Delay			30		ns
CATHODE CURRENT INPUT (Pin 30)						
V_{LEAK}	Leakage Current Reference Voltage			1.80	2.0	V
V_{Coff}	Cut-off Current Reference Voltage referred to Leakage Current Reference			250		mV
V_{SB}	Start Beam Current Detection Reference Voltage		2.1	2.3		V
I_{Low-30}	Source current		150	250		μA
AUTOMATIC CUT-OFF CAPACITORS (Pins 24-25-26)						
$I_{24-25-26}$	Control Current		70	100	130	μA
BEAM CURRENT LIMITER VOLTAGE (Pin 31)						
V_{TH1-31}	Contrast Attenuation Starting			6.0		V
V_{TH2-31}	Brightness Attenuation Starting			5.5		V
V_{TH3-31}	Contrast Attenuation Ending			5.0		V
CTR-BCL	Contrast Attenuation at $V_{31}=V_{TH3-31}$			14.0		dB
V_{TH4-31}	Brightness Attenuation Ending			4.5		V
BRIG-BCL	Brightness Attenuation at $V_{31}=V_{TH4-31}$		100			%
CLP_{31}	High Clamping Voltage		6.5			V
RGB OUTPUTS (Pins 27-28-29)						
V_{BW}	Output Signal Amplitude (B to W)	0.7V B/W at Pin 20, Drive Max., Contrast Max., Brightness Typ., Saturation Typ.		2.85		V
$I_{S27-28-29}$	Output Sinking Current		1.5	2		mA
$V_{M27-28-29}$	Maximum Peak White Level			7.8		V
$V_{Black27-28-29}$	Blanking Level	No load	0.3	0.45	0.6	V
RCO	Cut-off Output Range		2	2.6		V
DCCO	Cut-off Adjustment Range	On Red and Green outputs Pins 29 and 28, Drive Max.		300		mV
DRIV	Drive Adjustment Range			6.5		dB
R BRIG	Brightness Range	Relative to B/W amplitude on R,G,B outputs at Contrast Max.	30	40	50	%
ΔV_{CTR}	Variation of Black Level with Contrast				100	mV
ΔV_{SAT}	Variation of Black Level with Saturation				50	mV
ΔV_{REL}	Relative Variation in Black Level between the three Channels - during Variation of Contrast(20dB) - during Variation of Brightness (total range) - during Variation of V_{cc} (+/-10%)	Drive Max.		0 10 5	20 40	mV mV mV
ΔV_{Temp}	Black Level Thermal Drift			1		mV/ $^{\circ}C$

2112B-04.TBL

ELECTRICAL CHARACTERISTICS ($V_{CC} = 9V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
RGB OUTPUTS (Pins 27-28-29) (continued)						
Track	Tracking between Luminance and Chrominance Signals	From Max. contrast (0dB) to -10dB contrast			2	dB
Bwidth	Bandwidth of Output Signals at -3dB - CVBS Input (no SVHS) PAL - CVBS Input(no SVHS) SECAM - Y Input SVHS Mode - RGB Inputs	$f_{osc} = 4.43MHz$, Sharp Typ. $f_{osc} = 4.43MHz$, no sharp No trap Filter, Sharp Typ.	8	3.6 3.0 8		MHz MHz MHz MHz
S/N	Signal to Noise Ratio of Output (V_{PP}/V_{RMS}) 4.43MHz PAL Signal on Y/CVBS Input	No signal on R-Y, B-Y inputs Contrast Max., Drive Max., Saturation Typ., Sharp Typ., Bandwidth 5MHz		50		dB
Res	Residual Frequency at f_{osc} at 2 f_{osc} and Higher Harmonics	PAL/SECAM PAL/SECAM		25 10	100 50	mV _{PP} mV _{PP}

FILTERS

V_{TUN1}	Tuning Voltage Range (Pin 8)			3.2 to 4.8		V
V_{TUN2}	Cloche Tuning Voltage Range (Pin 9)			2.5 to 6.5		V

Y DELAY LINE

t_{d1p}	Delay Time PAL	SVHS mode	330	370	400	ns
t_{d2}	Delay Time SECAM	SVHS mode	500	540	580	ns
t_{d3p}	Delay Time PAL	CVBS mode	390	425	460	ns
t_{d4}	Delay Time SECAM	CVBS mode	550	590	630	ns

SHARPNESS CIRCUIT (PAL only)

f_{Sharp}	Center Frequency	SVHS mode		2.5		MHz
G_{Sharp}	Gain Variation from Min. to Max. Sharp	at f_{Sharp}		6		dB
Overshoot	Amplitude Variation compared to B/W	2T pulse, Sharp Max.		150		%
Pre-shoot	Amplitude Variation compared to B/W	2T pulse, Sharp Max.		-15		%
After-shoot	Amplitude Variation compared to B/W	2T pulse, Sharp Max.		-40		%
Coring	Coring Range compared to B/W			10		%

Y TRAP FILTER

f_{Trap}	Trap Frequency PAL		-0.2	f_{osc}	+0.2	MHz
	Trap Frequency SECAM		-0.2	4.25	+0.2	MHz
Q_{Trap}	Trap Quality Factor ($Q=1/(f_o/f-3dB - f-3dB/f_o)$)	Sharpness Min. Sharpness Max.		1.7 3		- -
CR_{ejPN}	Color Subcarrier Rejection	PAL mode, Sharpness Min.	20			dB
CR_{ejS}	Color Rejection SECAM Mode	at 4.1MHz at 4.4MHz	18 18			dB dB

CHROMINANCE BANDPASS

f_C	Center Frequency		-0.25	f_{osc}	+0.25	MHz
Q_{BP}	Bandpass Quality Factor		2.8	3.5	4.2	-

CLOCHE FILTER

f_{Cloche}	Resonant Frequency			4.286		MHz
Q_{Cloche}	Cloche Quality factor		14	16	18	-

ACC CAPACITOR (Pin 5)

I_{C5}	Charging Current	During burst gate window		250		μA
I_{L5}	Leakage Current			0.2	1	μA

CHROMA PLL (Pins 2-3)

CR_{2-3}	Catching Range	$Q = 4.43MHz$ (Pin 3)		± 600		Hz
------------	----------------	-----------------------	--	-----------	--	----

ELECTRICAL CHARACTERISTICS ($V_{CC} = 9V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
PLL LOOP FILTER (Pin 4)						
I_{C4}	Control Current	During burst gate window		400		μA
I_{L4}	Leakage Current				5	μA

COLOR DIFFERENCE OUTPUT SIGNALS (Pins 40-41)

PAL DEMODULATOR						
V_{P40}	R-Y Output signal Amplitude (Pin 40)	RED-BLUE axes = 90° 100/75 colour bar	0.40	0.52	0.60	V_{PP}
V_{P41}	B-Y Output Signal Amplitude (Pin 41)	RED-BLUE axes = 90° 100/75 colour bar	0.50	0.66	0.80	V_{PP}
G_{PAL}	Gain Ratio of both Demodulators (B-Y)/(R-Y)	RED-BLUE axes = 90° 100/75 colour bar	1.15	1.27	1.45	-
V_{PNDC}	Output Voltage when colour killed		5.6	5.8	6.0	V
SECAM DEMODULATORS						
V_{S40}	R-Y Output Signal Amplitude (Pin 40)	100/75 Colour Bar	0.8	1.05	1.20	V_{PP}
V_{S41}	B-Y Output Signal Amplitude (Pin 41)	100/75 Colour Bar	1.00	1.33	1.40	V_{PP}
G_{SECAM}	Gain Ratio of both Demodulators (B-Y)/(R-Y)		1.00	1.27	1.35	-
V_{SDC}	Output Voltage when colour killed		5.4	5.6	5.8	V
PAL/SECAM MATRIX						
G/R	(G-Y)/(R-Y)		-0.6	-0.51	-0.4	-
G/B	(G-Y)/(B-Y)		-0.28	-0.19	-0.15	-

SATURATION CONTROL

$SAT_{Max.}$	Maximum Saturation Control (3F)	$1V_{PP}$ CVBS on Pin 20	5	+6.5	8	dB
$SAT_{Nom.}$	Nominal Saturation Control (20)	$1V_{PP}$ CVBS on Pin 20		0		dB
$SAT_{Min.}$	Minimum Saturation Control(00)	$1V_{PP}$ CVBS on Pin 20		-44		dB

COLOUR DIFFERENCE INPUT SIGNALS (Pins 38-39)

DCRYI	DC Voltage Pin 39	No colour	2.6	2.8	3.0	V
DCBYI	DC Voltage Pin 38	No colour	2.6	2.8	3.0	V
VRYP	Input Signal Amplitude Pin 39	100/75 color bar		1.05		V_{PP}
VBYI	Input Signal Amplitude Pin 38	100/75 color bar		1.33		V_{PP}
$I_{CL38-39}$	Clamping Current	During burst key		150		μA

SYNC. SEPARATOR

V_{Sync}	Sync. Pulse Amplitude	On Pin 20	50	300		mV
------------	-----------------------	-----------	----	-----	--	----

HORIZONTAL OSCILLATOR

f_{H50}	Frequency after Divider	50Hz input signal		15625		Hz
f_{Rang}	Frequency Control Range	Low Frequency High Frequency	14500 16100	14850 16300	15200 16500	Hz Hz
f_{free}	Free Running Frequency when PLL1 open	Value 03hex in register 0Ehex	15000	15800		Hz

FIRST LOOP FILTER (Pin 33)

I_{LOW-33}	Long Time Constant Output Current		0.12	0.15	0.18	mA
I_{HIGH}	Short Time Constant Output Current		0.35	0.45	0.55	mA
I_{VLOW}	Very Long Time Constant		0.02	0.03	0.05	mA

SECOND CONTROL LOOP

CRQ_2	Control Range from Start of Horizontal Output to Flyback	Horizontal position centered		2 to 14		μs
t_{shift}	Horizontal Shift Range		4			μs

ELECTRICAL CHARACTERISTICS ($V_{CC} = 9V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

LINE FLYBACK INPUT/SANDCASTLE OUTPUT (Pin 37)

V_{SCO}	Output Voltage during Burst Key		4.0	5.0		V
V_{CL37}	Clamped Input Voltage during Flyback			2.5	3.1	V
t_{WBG}	Burst Key Pulse Width		3.7	3.8	3.9	μs
t_{dBG}	Delay of Start of Burst Key to Start of Sync.			5.2		μs
V_{TH1-37}	Blanking Threshold Voltage		0.5	0.7	0.9	V
V_{TH2-37}	PLL2 Threshold Voltage referred to Line Level V_{CL37}	$PLL2V_{TH}/V_{CL37}$		80		%
I_{37}	Input Current	During flyback pulse	0.1		1	mA

HORIZONTAL OUTPUT (Pin 36)

T_{W36}	Output Pulse Width	Normal operation	26	28	30	μs
V_{Low36}	Voltage Output Low	R pull-up = 1k Ω		1.1		V
$V_{CC\ Start}$	$V_{CC\ start}$ Level	Voltage on Pin 42		6.7		V
$V_{CC\ Stop}$	$V_{CC\ stop}$ Level : hysteresis	Voltage on Pin 42, $V_{CCstart} - V_{CCstop}$		0.60		V
$I_{36\ Max.}$	Maximum Allowed Output Current				10	mA
$V_{36\ Max.}$	Maximum Allowed Output Voltage (open collector)				12	V
T_{ss}	Output Pulse Duty Cycle in soft-start mode (Thigh/(Thigh + Tlow))	$V_{CC2} = 9V$, $V_{CC1} < 6.0V$ (V_{CC1} rising)		78		%

VERTICAL OUTPUT (Pin 35)

T_{W35}	Output Pulse Width			10.5		Lines
V_{Low35}	Low Level Output Voltage 4/3 Low Level Output Voltage 16/9	XXXX0XXX (bin) in Reg. 0Ehex XXXX1XXX (bin) in Reg. 0Ehex	1.5	2 0.1	2.5 0.5	V V
FR35	Locking Range		248		352	Lines
f_{FR-50}	Free Frequency (no Video Signal)	50Hz		314		Lines
V_{HIGH35}	High Level Range (vertical position control)	XXXXX000(bin) in Reg. 0Dhex XXXXX111(bin) in Reg. 0Dhex	3.5 5.7	3.8 6.3	4.2 7.0	V V
I_{sink}	Output Sinking Current	4/3 16/9		0.2 0.5		mA mA

VERTICAL AMPLITUDE CONTROL (Pin 34)

V_{34R}	Output Voltage Range	XX000000(bin) in Reg. 0Chex XX111111(bin) in Reg. 0Chex	1.0 5.6	1.2 6.2	1.5 6.7	V V
-----------	----------------------	------------------------------------------------------------	------------	------------	------------	--------

VOLUME CONTROL AND MUTE (Pin 10)

V_{R10}	Output Voltage Range (volume control)	XX000000(bin) in Reg. 0Fhex XX111111(bin) in Reg. 0Fhex	0.35 4.2	0.5 4.7	0.7 5.2	V V
MUT	Output Voltage when MUTE			0.02	0.1	V

2112B-07.TBL

ELECTRICAL CHARACTERISTICS ($V_{CC} = 9V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
IF STANDARD CONTROL & SWITCH SELECTION (Pin 11)						
$V_{TV/NEG}$	Output Voltage in TV Mode and Negative Vision Modulation	$V_{CC} = 9V$		0.1	0.7	V
$V_{TV/POS}$	Output Voltage in TV Mode and Positive Vision Modulation	$V_{CC} = 9V$	2.90	3.37	3.80	V
$V_{Start/Pos}$	Output Voltage in SCART Mode and Positive Vision Modulation	$V_{CC} = 9V$	5.20	5.62	6.10	V
$V_{Start/Neg}$	Output Voltage in SCART Mode and Negative Vision Modulation (open collector mode)	$V_{CC} = 9V$	7.88	9		V
$R_{TV/Neg}$	Output Resistance in TV Mode and Negative Vision Modulation			200		Ω
$R_{TV/Pos}$	Output Resistance in TV Mode and Positive Vision Modulation			6.7		k Ω
$R_{Scart/Pos}$	Output Resistance in Scart Mode and Positive Vision Modulation			11		k Ω
$R_{Scart/Neg}$	Output Resistance in Scart Mode and Negative Vision Modulation (pull-up resistor to V_{CC})			18		k Ω


 I^2C BUS INPUTS (Pins 6-7)

V_{TH6-7}	Threshold Voltage		1.5	2.25	3	V
C_{L6-7}	Capacitance of each Pin			5	10	pF
$I_{Leak6-7}$	Leakage Current	Write Mode, 0 level on SDA or SCL			50	μA

2112B-08.TBL


USER CONTROLS

Figure 1 : Contrast Control Curve




2112B-03.EPS

Figure 2 : Saturation Control Curve




2112B-04.EPS

Figure 3 : Brightness Control Curve




2112B-05.EPS

Figure 4 : Peaking Control (2T overshoot)



2112B-06.EPS


Figure 5 : Volume Control Curve



2112B-07.EPS


INPUT/OUTPUT PIN CONFIGURATION

Figure 6 : Pins 2, 3 - CXTL1, SELECT




2112B-08.EPS

Figure 7 : Pin 4 - CLPF




2112B-09.EPS

Figure 8 : Pin 5 - ACC




2112B-10.EPS

Figure 9 : Pin 6 - SDA




2112B-11.EPS

Figure 10 : Pin 7 - SCL



2112B-12.EPS


Figure 11 : Pin 8 - FTUN1



2112B-13.EPS


INPUT/OUTPUT PIN CONFIGURATION (continued)

Figure 12 : Pin 9 - FTUN2




2112B-14.EPS

Figure 13 : Pin 10 - Volume




2112B-15.EPS

Figure 14 : Pin 11 - SWI




2112B-16.EPS

Figure 15 : Pins 12,13,14,16,17,18- RGB Inputs




2112B-17.EPS

Figure 16 : Pins 15,19 - FBOSD, FBEXT



2112B-18.EPS


Figure 17 : Pin 20 - Y/CVBS



2112B-19.EPS


INPUT/OUTPUT PIN CONFIGURATION (continued)

Figure 18 : Pin 23 - CHR/SVHS




2112B-20.EPS

Figure 19 : Pins 24, 25, 26 - CG, CR, CB




2112B-21.EPS

Figure 20 : Pins 27, 28, 29 - BO, GO, RO




2112B-22.EPS

Figure 21 : Pin 30 - ICAT




2112B-23.EPS

Figure 22 : Pin 31 - BCL



2112B-24.EPS


Figure 23 : Pin 32 - SXTL



2112B-25.EPS


INPUT/OUTPUT PIN CONFIGURATION (continued)

Figure 24 : Pin 33 - SLPF




2112B-26.EPS

Figure 25 : Pin 34 - VAMP




2112B-27.EPS

Figure 26 : Pin 35 - VOUT




2112B-28.EPS

Figure 27 : Pin 36 - HOUT




2112B-29.EPS

Figure 28 : Pin 37 - LFB/SC



2112B-30.EPS

Figure 29 : Pins 38, 39 - BYI, RYI



2112B-31.EPS

INPUT/OUTPUT PIN CONFIGURATION (continued)

Figure 30 : Pins 40, 41 - RYO, BYO






Figure 31 : Pins 42, 22 - VCC2, VCC1




APPLICATION DIAGRAM




- Notes :**
- STV2112B requires only 1 XTAL (4.43MHz).
 - Recommended 4.43MHz XTAL is JAUCH Number 10080082.
 - XTAL2 selection pin (Pin 2) : we recommend the connection to VCC2 (Pin 42). In the case of STV2112B version, this pin can be left open.

90° CRT APPLICATIONS VERTICAL STAGE




2112B-35EPS

110° CRT APPLICATIONS : Vertical System with East-West



2112B-36EPS

PACKAGE MECHANICAL DATA
42 PINS - PLASTIC SHRINK DIP



Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			5.08			0.200
A1	0.51			0.020		
A2	3.05	3.81	4.57	0.120	0.150	0.180
B	0.36	0.46	0.56	0.0142	0.0181	0.0220
B1	0.76	1.02	1.14	0.030	0.040	0.045
c	0.23	0.25	0.38	0.0090	0.0098	0.0150
D	37.85	38.10	38.35	1.490	1.5	1.510
E	15.24		16.00	0.60		0.629
E1	12.70	13.72	14.48	0.50	0.540	0.570
e		1.778			0.070	
e1		15.24			0.60	
e2			18.54			0.730
e3			1.52			0.060
L	2.54	3.30	3.56	0.10	0.130	0.140

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in lifesupport devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - All Rights Reserved

Purchase of I²C Components of STMicroelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in a I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.