



#### **Vishay Siliconix**

### Power MOSFET

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	400					
R <sub>DS(on)</sub> (Max.) (Ω)	$V_{GS} = 10 V$	1.0				
Q <sub>g</sub> (Max.) (nC)	22					
Q <sub>gs</sub> (nC)	5.8					
Q <sub>gd</sub> (nC)	9.3					
Configuration	Single					





N-Channel MOSFET

#### **FEATURES**

• Halogen-free According to IEC 61249-2-21 Definition



FREE

- Low Gate Charge Q<sub>q</sub> Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Compliant to RoHS Directive 2002/95/EC

#### **APPLICATIONS**

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Sspeed Power Switching

#### **TYPICAL SMPS TOPOLOGIES**

- Single Transistor Flyback Xfmr. Reset
- Single Transistor Forward Xfmr. Reset (Both US Line Input) Only)

ORDERING INFORMATION								
Package	D <sup>2</sup> PAK (TO-263)	D <sup>2</sup> PAK (TO-263)	D <sup>2</sup> PAK (TO-263)	I <sup>2</sup> PAK (TO-262)				
Lead (Pb)-free and Halogen-free	SiHF730AS-GE3	SiHF730ASTRL-GE3 <sup>a</sup>	SiHF730ASTRR-GE3a	SiHF730AL-GE3				
Load (Pb) from	IRF730ASPbF	IRF730ASTRLPbF <sup>a</sup>	IRF730ASTRRPbF <sup>a</sup>	IRF730ALPbF				
Lead (Pb)-free	SiHF730AS-E3	SiHF730ASTL-E3 <sup>a</sup>	SiHF730ASTR-E3 <sup>a</sup>	SiHF730AL-E3				

#### Note

a. See device orientation.

PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage	V <sub>DS</sub>	400	- V			
Gate-Source Voltage	V <sub>GS</sub>	± 30				
Continuous Drain Current	$T_{\rm C} = 25 ^{\circ}{\rm C}$			5.5		
Continuous Drain Current	$V_{\rm GS}$ at 10 V	T <sub>C</sub> = 25 °C T <sub>C</sub> = 100 °C	I <sub>D</sub>	3.5	A	
Pulsed Drain Current <sup>a, e</sup>	I <sub>DM</sub>	22	1			
Linear Derating Factor		0.6	W/°C			
Single Pulse Avalanche Energy <sup>b, e</sup>	E <sub>AS</sub>	290	mJ			
Avalanche Current <sup>a</sup>			I <sub>AR</sub>	5.5	А	
Repetiitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	7.4	mJ		
Maximum Power Dissipation	PD	74	W			
Peak Diode Recovery dV/dt <sup>c, e</sup>	dV/dt	4.6	V/ns			
Operating Junction and Storage Temperature Rang	e		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	-	300 <sup>d</sup>	-0			

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Starting  $T_J = 25$  °C, L = 19 mH,  $R_g = 25 \Omega$ ,  $I_{AS} = 5.5$  A (see fig. 12).

c.  $I_{SD} \le 5.5$  A, dI/dt  $\le 90$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150$  °C.

d. 1.6 mm from case.

e. Uses IRF730A, SiHF730A data and test conditions.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91046 S11-1048-Rev. C, 30-May-11 www.vishay.com

THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000

### Vishay Siliconix



THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum Junction-to-Ambient (PCB Mounted, steady-state) <sup>a</sup>	R <sub>thJA</sub>	-	40	°C/W			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	1.7				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	TEST CONDITIONS			MAX.	UNIT
Static		-				-	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS}=0,I_D=250\;\mu\text{A}$		400	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, $I_D = 1 \text{ mA}^d$		-	0.5	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		2.0	-	4.5	V
Gate-Source Leakage	I <sub>GSS</sub>		$V_{GS} = \pm 30 \text{ V}$		-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		$V_{DS} = 400 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	25 250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{\rm DS} = 320$ V <sub>GS</sub> = 10 V	$V_{DS} = 320 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 \text{ °C}$ $V_{GS} = 10 \text{ V}$ $I_{D} = 3.3 \text{ A}^{b}$		-	1.0	Ω
Forward Transconductance	g <sub>fs</sub>		= 50 V, I <sub>D</sub> = 3.3 A <sup>d</sup>	3.1	-	-	S
Dynamic	0.0		, 0				
Input Capacitance	C <sub>iss</sub>			-	600	-	
Output Capacitance	C <sub>oss</sub>		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V,	-	103	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.	0 MHz, see fig. 5 <sup>d</sup>	-	4.0	-	
	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 1.0 V, f = 1.0 MHz	_	890	-	
Output Capacitance			V <sub>DS</sub> = 320 V, f = 1.0 MHz	-	30	-	
Effective Output Capacitance	Coss eff.		V <sub>DS</sub> = 0 V to 320 V <sup>c, d</sup>	-	45	-	
Total Gate Charge	Qg				-	22	1
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 3.5 A, V <sub>DS</sub> = 320 V, see fig. 6 and 13 <sup>b, d</sup>	-	-	5.8	nC
Gate-Drain Charge	Q <sub>gd</sub>		see lig. o and to	-	-	9.3	
Turn-On Delay Time	t <sub>d(on)</sub>			-	10	-	
Rise Time	t <sub>r</sub>		= 200 V, I <sub>D</sub> = 3.5 A,	-	22	-	1
Turn-Off Delay Time	t <sub>d(off)</sub>		$R_D = 57 \Omega$ , see fig. $10^{b, d}$	-	20	-	ns
Fall Time	t <sub>f</sub>		1		16	-	1
Drain-Source Body Diode Characteristic	s	-				-	
Continuous Source-Drain Diode Current	I <sub>S</sub>	showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	5.5	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				-	22	A
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, $I_{S} = 5.5 \text{ A}, V_{GS} = 0 \text{ V}^{b}$	-	-	1.6	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 05 %0 1	2 E A al/at 100 A/b d	-	370	550	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$J = 25^{-1}$ , $I_{F}$	= 3.5 A, dl/dt = 100 A/µs <sup>b, d</sup>	-	1.6	2.4	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )					

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.

c.  $C_{\text{oss}}$  eff. is a fixed capacitance that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 % to 80 %  $V_{\text{DS}}$ .

d. Uses IRF730A, SiHF730A data and test conditions.

www.vishay.com 2 Document Number: 91046 S11-1048-Rev. C, 30-May-11



**Vishay Siliconix** 






Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

### Vishay Siliconix







Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage








Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Document Number: 91046 S11-1048-Rev. C, 30-May-11



### **Vishay Siliconix**




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91046 S11-1048-Rev. C, 30-May-11 www.vishay.com

**Vishay Siliconix** 






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current




Fig. 13a - Maximum Avalanche Energy vs. Drain Current





Fig. 13b - Gate Charge Test Circuit

Document Number: 91046 S11-1048-Rev. C, 30-May-11



### **Vishay Siliconix**



a. V<sub>GS</sub> = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg291046">www.vishay.com/ppg291046</a>.

Document Number: 91046 S11-1048-Rev. C, 30-May-11 www.vishay.com

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix** 

Seating plane

#### **TO-263AB (HIGH VOLTAGE)**

/3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	Y 2 x b2 2 x b ⊕ 0.010 @ A(	■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{7} \\$	<b>a</b> - 1		Ū.	1 <u>4</u>	
	MILLIN	IETERS	INCHES				MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
				0.010		-		10.07	0.000	0.420
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.120
A1 b	0.00 0.51	0.25 0.99	0.000	0.010		E1	9.65 6.22	- 10.67	0.380	-
							6.22	- 10.67 - BSC	0.245	- BSC
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b b1	0.51 0.51	0.99 0.89	0.020 0.020	0.039 0.035		E1 e	6.22 2.54	- BSC	0.245	- ) BSC
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.020 0.045	0.039 0.035 0.070		E1 e H	6.22 2.54 14.61	- BSC 15.88	0.245 0.100 0.575	- ) BSC 0.625
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.020 0.045 0.045	0.039 0.035 0.070 0.068		E1 e H L	6.22 2.54 14.61 1.78	- BSC 15.88 2.79	0.245 0.100 0.575 0.070	- 0 BSC 0.625 0.110
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.020 0.045 0.045 0.015	0.039 0.035 0.070 0.068 0.029		E1 e H L L1	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.020 0.045 0.045 0.015 0.015	0.039 0.035 0.070 0.068 0.029 0.023		E1 e H L L1 L2	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65 1.78	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066 0.070

Α

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.