



www.ti.com

# 8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

### **FEATURES**

- Low-Voltage Differential 30-Ω to 55-Ω Line Drivers and Receivers for Signaling Rates (1)
   Up to 250 Mbps; Clock Frequencies Up to 125 MHz
- Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Driver Disabled or  $V_{CC} \le 1.5 \text{ V}$
- Independent Enables for each Driver
- Bus Pin ESD Protection Exceeds 8 kV
- Packaged in 64-Pin TSSOP (DGG)
- M-LVDS Bus Power Up/Down Glitch Free

### **APPLICATIONS**

- Parallel Multipoint Data and Clock Transmission Via Backplanes and Cables
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Cellular Base Stations
- Central-Office Switches
- Network Switches and Routers


### DESCRIPTION

The SN65MLVD080 and SN65MLVD082 provide eight half-duplex transceivers for transmitting and receiving Multipoint-Low-Voltage Differential Signals in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. The driver outputs have been designed to support multipoint buses presenting loads as low as 30- $\Omega$  and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

 The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second). The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD080) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers (SN65MLVD082) implement a failsafe by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns, complying with the M-LVDS standard to provide operation at 250 Mbps while also accommodating stubs on the bus. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges. The M-LVDS standard allows for 32 nodes on the bus providing a high-speed replacement for RS-485 where lower common-mode can be tolerated or when higher signaling rates are needed.

The driver logic inputs and the receiver logic outputs are on separate pins rather than tied together as in some transceiver designs. The drivers have separate enables (DE) and the receivers are enabled globally through ( $\overline{\text{RE}}$ ). This arrangement of separate logic inputs, logic outputs, and enable pins allows for a listen-while-talking operation. The devices are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ORDERING INFORMATION**

| PART NUMBER     | RECEIVER TYPE | PACKAGE MARKING | PACKAGE/CARRIER              |
|-----------------|---------------|-----------------|------------------------------|
| SN65MLVD080DGG  | Type 1        | MLVD080         | 64-Pin TSSOP/Tube            |
| SM65MLVD080DGGR | Type 1        | MLVD080         | 64-Pin TSSOP/Tape and Reeled |
| SN65MLVD082DGG  | Type 2        | MLVD082         | 64-Pin TSSOP/Tube            |
| SM65MLVD082DGGR | Type 2        | MLVD082         | 64-Pin TSSOP/Tape and Reeled |

#### PACKAGE DISSIPATION RATINGS

| PACKAGE | PCB JEDEC STANDARD    | $T_A \le 25^\circC$ POWER RATING | DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^{\circ}C$ | T <sub>A</sub> = 85°C<br>POWER RATING |
|---------|-----------------------|----------------------------------|--|---------------------------------------|
| DGG     | Low-K <sup>(2)</sup>  | 1204.7 mW                        | 10.5 mW/°C   | 576 mW                                |
| DGG     | High-K <sup>(3)</sup> | 1839.4 mW                        | 16.0 mW/°C   | 880 mw                                |

- (1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.
- 2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

## THERMAL CHARACTERISTICS

|                      | PARAMETER                            | TEST CONDITIONS  | MIN | TYP   | MAX                | UNIT |
|----------------------|--------------------------------------|--|-----|-------|--------------------|------|
| $\theta_{JB}$        | Junction-to-board thermal resistance |  |     | 41.08 |                    | °C/W |
| $\theta_{\text{JC}}$ | Junction-to-case thermal resistance  |  |     | 6.78  |                    | °C/W |
|                      |                                      | $V_{CC}$ = 3.3 V, DE = $V_{CC}$ , $\overline{RE}$ = GND, $C_L$ = 15 pF, $R_L$ = 50 $\Omega$ , 250 Mbps random data on each input                     |     | 477   |                    |      |
|                      | Device power dissipation             | $V_{CC}$ = 3.6 V, DE = $V_{CC}, \overline{RE}$ = GND, $C_L$ = 15 pF, $R_L$ = 50 $\Omega,$ 250 Mbps data on one input and 125 MHz clock on the others |     |       | 854 <sup>(1)</sup> | mW   |

<sup>(1)</sup> When all channels are running at a 125-MHz clock frequency, a 250 lfm is required for a low-K board, and 150 lfm is required for a high-K board. In such applications, a TI 1:8 or dual 1:4 M-LVDS buffer is highly recommended, SN65MLVD128 or SN65MLVD129, to fan out clock signals in multiple paths.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

|                           |                                     |               | SN65MLVD080, 082             |
|---------------------------|-------------------------------------|---------------|------------------------------|
| Supply voltage range (2), | V <sub>CC</sub>                     |               | –0.5 V to 4 V                |
| D, DE, RE                 |                                     | –0.5 V to 4 V |                              |
| Input voltage range       | A, B                                |               | –1.8 V to 4 V                |
| Output valtage range      | R                                   |               | –0.3 V to 4 V                |
| Output voltage range      | A, or B                             |               | –1.8 V to 4 V                |
|                           | Human Body Model (3)                | A, B          | ±8 kV                        |
| Electrostatic discharge   | numan body wodere                   | All pins      | ±2 kV                        |
|                           | Charged-Device Model <sup>(4)</sup> | All pins      | ±1500 V                      |
| Continuous power dissipa  | ation                               |               | See Dissipation Rating Table |
| Storage temperature range | ge                                  |               | −65°C to 150°C               |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.



# RECOMMENDED OPERATING CONDITIONS

|                |  | MIN  | NOM | MAX      | UNIT |
|----------------|--|------|-----|----------|------|
| $V_{CC}$       | Supply voltage   | 3    | 3.3 | 3.6      | V    |
| $V_{IH}$       | High-level input voltage                                     | 2    |     | $V_{CC}$ | V    |
| $V_{IL}$       | Low-level input voltage                                      | GND  |     | 8.0      | V    |
|                | Voltage at any bus terminal V <sub>A</sub> or V <sub>B</sub> | -1.4 |     | 3.8      | V    |
| $ V_{ID} $     | Magnitude of differential input voltage                      | 0.05 |     | $V_{CC}$ | V    |
| T <sub>A</sub> | Operating free-air temperature                               | -40  |     | 85       | °C   |
|                | Maximum junction temperature                                 |      |     | 140      | °C   |

# **DEVICE ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

|     | PARAMETER      |               | TEST CONDITIONS   |  | TYP <sup>(1)</sup> | MAX | UNIT |
|-----|----------------|---------------|---|--|--------------------|-----|------|
|     |                | Driver only   | $\overline{\text{RE}}$ and DE at V <sub>CC</sub> , R <sub>L</sub> = 50 $\Omega$ , All others open                             |  | 110                | 140 |      |
|     |                | Both disabled | RE at V <sub>CC</sub> , DE at 0 V, R <sub>L</sub> = No Load, All others open  |  | 5                  | 8   | Λ    |
| ICC | Supply current | Both enabled  | $\overline{\text{RE}}$ at 0 V, DE at V <sub>CC</sub> , R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 15 pF, All others open |  | 140                | 180 | mA   |
|     |                | Receiver only | RE at 0 V, DE at 0 V, C <sub>L</sub> = 15 pF, All others open   |  | 38                 | 50  |      |

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

## DRIVER ELECTRICAL CHARACTERISTICS

|                     | PARAMETER   | TEST CONDITIONS                           | MIN <sup>(1)</sup>      | TYP <sup>(2)</sup> | MAX                    | UNIT |
|---------------------|---|---|-------------------------|--------------------|------------------------|------|
| V <sub>AB</sub>     | Differential output voltage magnitude (A, B)                                  |   | 480                     |                    | 650                    | mV   |
| $\Delta  V_{AB} $   | Change in differential output voltage magnitude between logic states (A, B)   | See Figure 2                              | -50                     |                    | 50                     | mV   |
| V <sub>OS(SS)</sub> | Steady-state common-mode output voltage (A, B)                                |   | 0.8                     |                    | 1.2                    | V    |
| $\Delta V_{OS(SS)}$ | Change in steady-state common-mode output voltage between logic states (A, B) | See Figure 3                              | -50                     |                    | 50                     | mV   |
| V <sub>OS(PP)</sub> | Peak-to-peak common-mode output voltage (A, B)                                |   |                         |                    | 150                    | mV   |
| $V_{A(OC)}$         | Maximum steady-state open-circuit output voltage (A, B)                       | See Figure 7                              | 0                       |                    | 2.4                    | V    |
| $V_{B(OC)}$         | Maximum steady-state open-circuit output voltage (A, B)                       | See Figure 7                              | 0                       |                    | 2.4                    | V    |
| V <sub>P(H)</sub>   | Voltage overshoot, low-to-high level output (A, B)                            | See Figure 5                              |                         |                    | 1.2<br>V <sub>SS</sub> | V    |
| V <sub>P(L)</sub>   | Voltage overshoot, high-to-low level output (A, B)                            | See Figure 5                              | -0.2<br>V <sub>SS</sub> |                    |                        | V    |
| I <sub>IH</sub>     | High-level input current (D, DE)  | $V_{IH} = 2 V \text{ to } V_{CC}$         |                         |                    | 10                     | μΑ   |
| I <sub>IL</sub>     | Low-level input current (D, DE)   | $V_{IL}$ = GND to 0.8 V                   |                         |                    | 10                     | μΑ   |
| I <sub>os</sub>     | Differential short-circuit output current magnitude (A, B)                    | See Figure 4                              |                         |                    | 24                     | mA   |
| C <sub>i</sub>      | Input capacitance (D, DE)   | $V_I = 0.4 \sin(30E6\pi t) + 0.5 V^{(3)}$ |                         | 5                  |                        | pF   |

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

<sup>2)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

<sup>(3)</sup> HP4194A impedance analyzer (or equivalent)



## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

|                  | PARAMETER  |                                  | TEST CONDITIONS                   | MIN         | TYP <sup>(1)</sup> | MAX | UNIT |  |
|------------------|--|----------------------------------|-----------------------------------|-------------|--------------------|-----|------|--|
| \/               | Positive-going differential input voltage threshold (A. B)                           | Type 1                           |                                   |             |                    | 50  | mV   |  |
| V <sub>IT+</sub> | T+ Positive-going differential input voltage tiffeshold (A, B)                       |                                  |                                   |             |                    | 150 | IIIV |  |
| \/               | Negative going differential input voltage threshold (A. P.)                          | Type 1 See Figure 9, Table 1 and |                                   | <b>-</b> 50 |                    |     | m\/  |  |
| v IT–            | V <sub>IT</sub> Negative-going differential input voltage threshold (A, B)           |                                  | Table 2                           | 50          |                    |     | mV   |  |
| \/               | / Differential input valters bystereois (V V V V A P)                                |                                  |                                   |             | 25                 |     | mV   |  |
| V <sub>HYS</sub> | Differential input voltage hysteresis, (V <sub>IT+</sub> - V <sub>IT-</sub> ) (A, B) | Type 2                           |                                   |             | 0                  |     | IIIV |  |
| $V_{OH}$         | High-level output voltage (R)  |                                  | $I_{OH} = -8 \text{ mA}$          | 2.4         |                    |     | V    |  |
| $V_{OL}$         | Low-level output voltage (R)   |                                  | $I_{OL} = 8 \text{ mA}$           |             |                    | 0.4 | V    |  |
| $I_{\text{IH}}$  | High-level input current (RE)  |                                  | $V_{IH} = 2 V \text{ to } V_{CC}$ | -10         |                    |     | μA   |  |
| $I_{\rm IL}$     | Low-level input current (RE)   |                                  | $V_{IL}$ = GND to 0.8 V           | -10         |                    |     | μA   |  |
| $I_{OZ}$         | High-impedance output current (R)  |                                  | $V_O = 0 \text{ V or } V_{CC}$    | -10         |                    | 15  | μA   |  |

<sup>(1)</sup> All typical values are at  $25^{\circ}$ C and with a 3.3-V supply voltage.

# **BUS INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS**

|                       | PARAMETER  | TI                                     | EST CONDITION           | ONS  | MIN  | TYP <sup>(1)</sup> MAX | UNIT |
|-----------------------|--|--|-------------------------|--|------|------------------------|------|
|                       |  | V <sub>A</sub> = 3.8 V,                | V <sub>B</sub> = 1.2 V  |  | 0    | 32                     |      |
| I <sub>A</sub>        | Receiver or transceiver with driver disabled input current                                   | $V_A = 0 V \text{ or } 2.4 V,$         | $V_{B} = 1.2 \text{ V}$ |  | -20  | 20                     | μΑ   |
|                       | aloablea inpat callent   | $V_A = -1.4 V$ ,                       | $V_B = 1.2 \ V$         |  | -32  | 0                      |      |
|                       |  | $V_B = 3.8 V,$                         | $V_A = 1.2 \text{ V}$   |  | 0    | 32                     |      |
| I <sub>B</sub>        | Receiver or transceiver with driver disabled input current                                   | $V_B = 0 V \text{ or } 2.4 V,$         | $V_A = 1.2 \text{ V}$   |  | -20  | 20                     | μΑ   |
|                       | aloablea inpat callent   | $V_B = -1.4 V$ ,                       | $V_A = 1.2 \text{ V}$   |  | -32  | 0                      |      |
| I <sub>AB</sub>       | Receiver or transceiver with driver disabled differential input current $(I_A-I_B)$          | $V_A = V_B$ ,                          | $1.4 \le V_A \le 3.8$   | 3 V  | -4   | 4                      | μΑ   |
|                       |  | $V_A = 3.8 V$ ,                        | $V_B = 1.2 V,$          | $0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$ | 0    | 32                     |      |
| I <sub>A(OFF)</sub>   | Receiver or transceiver power-off input current  | $V_A = 0 V \text{ or } 2.4 V,$         | $V_B = 1.2 V,$          | $0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$ | -20  | 20                     | μΑ   |
|                       | Carron   | $V_A = -1.4 V$ ,                       | V <sub>B</sub> = 1.2 V, | $0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$ | -32  | 0                      |      |
|                       |  | $V_B = 3.8 V,$                         | $V_A = 1.2 V$ ,         | $0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$ | 0    | 32                     |      |
| I <sub>B(OFF)</sub>   | Receiver or transceiver power-off input current  | $V_B = 0 \text{ V or } 2.4 \text{ V},$ | $V_A = 1.2 V$ ,         | $0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$ | -20  | 20                     | μΑ   |
|                       |  | $V_B = -1.4 V$ ,                       | $V_A = 1.2 V$ ,         | $0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$ | -32  | 0                      |      |
| I <sub>AB(OF</sub> F) | Receiver input or transceiver power-off differential input current $(I_{A(off)}-I_{B(off)})$ | $V_A = V_B$ , $0 \text{ V} \le V_{CC}$ | ≤ 1.5 V, –1.4 ≤         | $V_A \le 3.8 \text{ V}$                                    | -4   | 4                      | μΑ   |
| C <sub>A</sub>        | Transceiver with driver disabled input capacitance   | $V_A = 0.4 \sin (30E6\pi)$             | et) + $0.5 V^{(2)}$ ,   | V <sub>B</sub> = 1.2 V                                     |      | 5                      | pF   |
| C <sub>B</sub>        | Transceiver with driver disabled input capacitance   | $V_B = 0.4 \sin (30E6\pi)$             | et) + $0.5 V^{(2)}$ ,   | V <sub>A</sub> = 1.2 V                                     |      | 5                      | pF   |
| C <sub>AB</sub>       | Transceiver with driver disabled differential input capacitance                              | V <sub>AB</sub> = 0.4 sin (30E6        | iπt)V <sup>(2)</sup>    |  |      | 3                      | pF   |
| C <sub>A/B</sub>      | Transceiver with driver disabled input capacitance balance, $(C_A/C_B)$                      |  |                         |  | 0.99 | 1.01                   |      |

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

<sup>(2)</sup> HP4194A impedance analyzer (or equivalent)



## DRIVER SWITCHING CHARACTERISTICS

|                       | PARAMETER   | TEST CONDITIONS                                       | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------------------|---|---|-----|--------------------|-----|------|
| t <sub>pLH</sub>      | Propagation delay time, low-to-high-level output    |   | 1   | 1.5                | 2.4 | ns   |
| t <sub>pHL</sub>      | Propagation delay time, high-to-low-level output    |   | 1   | 1.5                | 2.4 | ns   |
| t <sub>r</sub>        | Differential output signal rise time                |   | 1   |                    | 2   | ns   |
| t <sub>f</sub>        | Differential output signal fall time                | See Figure 5  | 1   |                    | 2   | ns   |
| t <sub>sk(o)</sub>    | Output skew   |   |     |                    | 350 | ps   |
| t <sub>sk(p)</sub>    | Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) |   |     | 0                  | 150 | ps   |
| t <sub>sk(pp)</sub>   | Part-to-part skew (2)                               |   |     |                    | 600 | ps   |
| t <sub>jit(per)</sub> | Period jitter, rms (1 standard deviation)(3)        | 400 MHz alask in rot(4)                               |     |                    | 4   | ps   |
| t <sub>jit(c-c)</sub> | Cycle-to-cycle jitter, rms                          | 100 MHz clock input <sup>(4)</sup>                    |     |                    | 45  | ps   |
| t <sub>jit(det)</sub> | Deterministic jitter                                | 200 Mb = 2015 4 DDDC (====±(5)                        |     |                    | 150 | ps   |
| t <sub>jit(pp)</sub>  | Peak-to-peak jitter <sup>(2)(6)</sup>               | 200 Mbps 2 <sup>15</sup> –1 PRBS input <sup>(5)</sup> |     |                    | 190 | ps   |
| t <sub>PZH</sub>      | Enable time, high-impedance-to-high-level output    |   |     |                    | 7   | ns   |
| t <sub>PZL</sub>      | Enable time, high-impedance-to-low-level output     | Con Figure 6  |     |                    | 7   | ns   |
| t <sub>PHZ</sub>      | Disable time, high-level-to-high-impedance output   | See Figure 6  |     |                    | 7   | ns   |
| t <sub>PLZ</sub>      | Disable time, low-level-to-high-impedance output    |   |     |                    | 7   | ns   |

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

t<sub>sk(pp)</sub> is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

<sup>(4)</sup>  $t_r = t_f = 0.5 \text{ ns } (10\% \text{ to } 90\%), \text{ measured over } 30 \text{ k samples.}$ 

 <sup>(5)</sup> t<sub>r</sub> = t<sub>f</sub> = 0.5 ns (10% to 90%), measured over 100 k samples.
 (6) Peak-to-peak jitter includes jitter due to pulse skew (t<sub>sk(p)</sub>).



## RECEIVER SWITCHING CHARACTERISTICS

|                       | PARAMETER   |        | TEST CONDITIONS                                       | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------------------|---|--------|---|-----|--------------------|-----|------|
| t <sub>pLH</sub>      | Propagation delay time, low-to-high-level or  | utput  |   | 2   | 4                  | 6   | ns   |
| t <sub>pHL</sub>      | Propagation delay time, high-to-low-level or  | utput  |   | 2   | 4                  | 6   | ns   |
| t <sub>r</sub>        | Output signal rise time   |        |   | 1   |                    | 2.3 | ns   |
| t <sub>f</sub>        | Output signal fall time   |        | C <sub>L</sub> = 15 pF, See Figure 10                 | 1   |                    | 2.3 | ns   |
| t <sub>sk(o)</sub>    | Output skew   |        |   |     |                    | 350 | ps   |
| t <sub>sk(p)</sub>    | Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )   |        |   |     | 50                 | 350 | ps   |
| t <sub>sk(pp)</sub>   | Part-to-part skew <sup>(2)</sup>  |        |   |     |                    | 1   | ns   |
| t <sub>jit(per)</sub> | Period jitter, rms (1 standard deviation) ((3))   |        | 100 MHz clock input <sup>(4)</sup>                    |     |                    | 7   | ps   |
| t <sub>jit(c-c)</sub> | Cycle-to-cycle jitter, rms  |        |   |     |                    | 110 | ps   |
|                       | Data-mainistic litter   | Type 1 |   |     |                    | 550 | ps   |
| t <sub>jit(det)</sub> | Deterministic jitter  | Type 2 | 000 Mb = 015 4 DDD0 : 5 1 (5)                         |     |                    | 480 | ps   |
|                       | Darleton and "Ham (3)(6)  | Type 1 | 200 Mbps 2 <sup>15</sup> –1 PRBS input <sup>(5)</sup> |     |                    | 720 | ps   |
| t <sub>jit(pp)</sub>  | Peak-to-peak jitter (3)(6)  | Type 2 |   |     |                    | 660 | ps   |
| t <sub>PZH</sub>      | Enable time, high-impedance-to-high-level   | output |   |     |                    | 30  | ns   |
| t <sub>PZL</sub>      | Enable time, high-impedance-to-low-level output Disable time, high-level-to-high-impedance output |        | C 45 p5 Coo Figure 44                                 |     |                    | 30  | ns   |
| t <sub>PHZ</sub>      |   |        | C <sub>L</sub> = 15 pF, See Figure 11                 |     |                    | 18  | ns   |
| t <sub>PLZ</sub>      | Disable time, low-level-to-high-impedance of  | output |   |     |                    | 28  | ns   |

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

t<sub>sk(pp)</sub> is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

 $V_{ID} = 200 \text{ mV}_{pp}$  ('080),  $V_{ID} = 400 \text{ mV}_{pp}$  ('082),  $V_{cm} = 1 \text{ V}$ ,  $t_r = t_f = 0.5 \text{ ns}$  (10% to 90%), measured over 30 k samples.  $V_{ID} = 200 \text{ mV}_{pp}$  ('080),  $V_{ID} = 400 \text{ mV}_{pp}$  ('082),  $V_{cm} = 1 \text{ V}$ ,  $t_r = t_f = 0.5 \text{ ns}$  (10% to 90%), measured over 100 k samples. Peak-to-peak jitter includes jitter due to pulse skew  $(t_{sk(p)})$ .



# PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse frequency = 1 MHz, duty cycle = 50  $\pm 5\%$ .
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of  $V_{OS(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Figure 4. Driver Short-Circuit Test Circuit




# PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle = 50  $\pm$ 5%.
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle = 50  $\pm$ 5%.
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Maximum Steady State Output Voltage



- A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.
- Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2<sup>15</sup>–1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms




Figure 9. Receiver Voltage and Current Definitions



Table 1. Type-1 Receiver Input Threshold Test Voltages


|           |                 | DESULTING DIFFERENTIAL               | DESULTING COMMON                        |                                   |
|-----------|-----------------|--------------------------------------|---|-----------------------------------|
| APPLIED \ | /OLTAGES        | RESULTING DIFFERENTIAL INPUT VOLTAGE | RESULTING COMMON-<br>MODE INPUT VOLTAGE | RECEIVER<br>OUTPUT <sup>(1)</sup> |
| VIA       | V <sub>IB</sub> | $V_{ID}$                             | V <sub>IC</sub>                         | OUTPUT                            |
| 2.400     | 0.000           | 2.400                                | 1.200                                   | Н                                 |
| 0.000     | 2.400           | -2.400                               | 1.200                                   | L                                 |
| 3.400     | 3.350           | 0.050                                | 3.375                                   | Н                                 |
| 3.350     | 3.400           | -0.050                               | 3.375                                   | L                                 |
| -1.350    | -1.400          | 0.050                                | -1.375                                  | Н                                 |
| -1.400    | -1.350          | -0.050                               | -1.375                                  | L                                 |

(1) H= high level, L = low level, output state assumes receiver is enabled  $(\overline{RE} = L)$ 

Table 2. Type-2 Receiver Input Threshold Test Voltages

| APPLIED VOLTAGES |                 | RESULTING DIFFERENTIAL INPUT VOLTAGE | RESULTING COMMON-<br>MODE INPUT VOLTAGE | RECEIVER<br>OUTPUT <sup>(1)</sup> |
|------------------|-----------------|--------------------------------------|---|-----------------------------------|
| VIA              | V <sub>IB</sub> | $V_{ID}$                             | V <sub>IC</sub>                         | OUTPUT                            |
| 2.400            | 0.000           | 2.400                                | 1.200                                   | Н                                 |
| 0.000            | 2.400           | -2.400                               | 1.200                                   | L                                 |
| 3.400            | 3.250           | 0.150                                | 3.325                                   | Н                                 |
| 3.400            | 3.350           | 0.050                                | 3.375                                   | L                                 |
| -1.250           | -1.400          | 0.150                                | -1.325                                  | Н                                 |
| -1.350           | -1.400          | 0.050                                | -1.375                                  | L                                 |


(1) H= high level, L = low level, output state assumes receiver is enabled  $(\overline{RE} = L)$ 



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle = 50  $\pm$ 5%.  $C_L$  is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
- B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 10. Receiver Timing Test Circuit and Waveforms






- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_l \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B.  $R_L$  is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
- C.  $C_L$  is the instrumentation and fixture capacitance within 2 cm of the DUT and  $\pm 20\%$ . The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms





- A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50  $\pm$ 1% duty cycle clock input.
- D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2<sup>15</sup>–1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms


**Table 3. Terminal Functions** 

|          | PIN  |         | DESCRIPTION  |  |  |  |  |
|----------|--|---------|--|--|--|--|--|
| NAME     | NO.  | TYPE    | DESCRIPTION  |  |  |  |  |
| 1D–8D    | 58, 57, 52, 51, 46, 45, 40, 39                 | Input   | Data inputs for drivers                            |  |  |  |  |
| 1R-8R    | 59, 56, 53, 50, 47, 44, 41, 38                 | Output  | Data output for receivers                          |  |  |  |  |
| 1A-8A    | 6, 8, 12, 14, 18, 20, 24, 26                   | Bus I/O | M-LVDS bus noninverting input/output               |  |  |  |  |
| 1B–8B    | 7, 9, 13, 15, 19, 21, 25, 27                   | Bus I/O | M-LVDS bus inverting input/output                  |  |  |  |  |
| GND      | 10, 16, 22, 28, 36, 37, 43, 49, 55, 62, 63, 64 | Power   | Circuit ground                                     |  |  |  |  |
| $V_{CC}$ | 5, 11, 17, 23, 34, 35, 42, 48, 54, 60, 61      | Power   | Supply voltage                                     |  |  |  |  |
| RE       | 33   | Input   | Receiver enable, active low, enables all receivers |  |  |  |  |
| 1DE-8DE  | 1, 2, 3, 4, 29, 30, 31, 32                     | Input   | Driver enable, active high, individual enables     |  |  |  |  |



## **PIN ASSIGNMENTS**

# DGG PACKAGE (TOP VIEW)



#### **DEVICE FUNCTION TABLE**

## RECEIVER (080)

| INPUTS                                    | OUTPUT |   |
|---|--------|---|
| $V_{ID} = V_A - V_B$                      | RE     | R |
| V <sub>ID</sub> ≥ 50 mV                   | L      | Н |
| $-50 \text{ mV} < V_{ID} < 50 \text{ mV}$ | L      | ? |
| $V_{ID} \le -50 \text{ mV}$               | L      | L |
| X   | Н      | Z |
| X   | Open   | Z |
| Open Circuit                              | L      | ? |

## RECEIVER (082)

| INPUTS                                    | OUTPUT |   |
|---|--------|---|
| $V_{ID} = V_A - V_B$                      | RE     | R |
| V <sub>ID</sub> ≥ 150 mV                  | L      | Н |
| $50 \text{ mV} < V_{ID} < 150 \text{ mV}$ | L      | ? |
| $V_{ID} \leq 50 \text{ mV}$               | L      | L |
| X   | Н      | Z |
| X   | Open   | Z |
| Open Circuit                              | L      | L |


# DRIVERS


| INPUT | ENABLE | OUTF   | PUTS   |  |  |
|-------|--------|--------|--------|--|--|
| D     | DE     | A OR Y | B OR Z |  |  |
| L     | Н      | L      | Н      |  |  |
| Н     | Н      | Н      | L      |  |  |
| OPEN  | Н      | L      | Н      |  |  |
| Х     | OPEN   | Z      | Z      |  |  |
| Χ     | L      | Z      | Z      |  |  |


H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate



# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**











# TYPICAL CHARACTERISTICS







SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 14.

# **DIFFERENTIAL OUTPUT VOLTAGE OUTPUT RESISTANCE**




Figure 16.







Figure 17.

# RECEIVER TYPE-1 PROPAGATION DELAY vs FREE-AIR TEMPERTURE



# DRIVER PROPAGATION DELAY VS FREE-AIR TEMPERATURE




Figure 18.

# RECEIVER TYPE-2 PROPAGATION DELAY vs FREE-AIR TEMPERATURE




Figure 20.








Figure 21.

# TYPE-1 RECEIVER TRANSITION TIME vs FREE-AIR TEMPERATURE




Figure 22.

# TYPE-2 RECEIVER TRANSITION TIME VS FREE-AIR TEMPERATURE




Figure 23.

# ADDED RECEIVER TYPE-1 PERIOD JITTER vs FREQUENCY






Figure 24.








ADDED RECEIVER TYPE-1 CYCLE-TO-CYCLE JITTER



ADDED DRIVER PERIOD JITTER

rigure 26.




f – Frequency – MHz Figure 27.

65 75

85 95

105



18

0

15

25

35

45 55



Added Driver Cycle-To-Cycle Jitter - ps

0 ∟ 15

25

35

45

# **TYPICAL CHARACTERISTICS (continued)**




Figure 29.

55

65

f - Frequency - MHz

85

75

95

105

# ADDED RECEIVER TYPE-2 DETERMINISTIC JITTER VS DATA RATE




Figure 31.

# ADDED RECEIVER TYPE-1 DETERMINISTIC JITTER vs




Figure 30.

# ADDED RECEIVER TYPE-1 PEAK-TO-PEAK JITTER VS DATA RATE






Figure 32.




# ADDED RECEIVER TYPE-2 PEAK-TO-PEAK JITTER vs DATA RATE




DRIVER OUTPUT EYE PATTERN 200 Mbps, 2<sup>15</sup>–1 PRBS, V<sub>CC</sub> = 3.3 V



ADDED DRIVER PEAK-TO-PEAK JITTER



RECEIVER OUTPUT EYE PATTERN 200 Mbps,  $2^{15}$ –1 PRBS,  $V_{CC}$  = 3.3 V  $|V_{ID}|$  = 200 mV,  $V_{IC}$  = 1 V



Horizontal Scale = 1 ns/div Figure 36.



### **APPLICATION INFORMATION**

## Source Synchronous System Clock (SSSC)

There are two approaches to transmit data in a synchronous system: centralized synchronous system clock (CSSC) and source synchronous system clock (SSSC). CSSC systems synchronize data transmission between different modules using a clock signal from a centralized source. The key requirement for a CSSC system is for data transmission and reception to complete during a single clock cycle. The maximum operating frequency is the inverse of the shortest clock cycle for which valid data transmission and reception can be ensured. SSSC systems achieve higher operating frequencies by sending clock and data signals together to eliminate the flight time on the transmission media, backplane, or cables. In SSSC systems, the maximum operating frequency is limited by the cumulated skews that can exist between clock and data. The absolute flight time of data on the backplane does not provide a limitation on the operating frequency as it does with CSSC.

The SN65MLVD082 can be designed for interfacing the data and clock to support source synchronous system clock (SSSC) operation. It is specified for transmitting data up to 250 Mbps and clock frequencies up to 125 MHz. The figure below shows an example of a SSSC architecture supported by M-LVDS transceivers. The SN65MLVD206, a single channel transceiver, transmits the main system clock between modules. A retiming unit is then applied to the main system clock to generate a local clock for subsystem synchronization processing. System operating data (or control) and subsystem clock signals are generated from the data processing unit, such as a microprocessor, FPGA, or ASIC, on module 1, and sent to slave modules through the SN65MLVD082. Such design configurations are common while transmitting parallel control data over the backplane with a higher SSSC subsystem clock frequency. The subsystem clock frequency is aligned with the operating frequencies of the data processing unit to synchronize data transmission between different units.




Figure 37. Using Differential M-LVDS to Perform Source Synchronous System Clock Distribution

The maximum SSSC frequencies in a transparent mode can be calculated with the following equation:

$$f_{\text{max(clk)}} < 1/[t_{\text{sk(o)Source}} + t_{\text{sk(p-p)DRVR}} + t_{\text{sk(flight)BP}} + t_{\text{sk(p-p)RCVR}}]$$

Setup time and hold time on the receiver side are decided by the data processing unit, FPGA, or ASIC in this example. By considering data passes through the transceiver only, the general calculation result is 238 MHz when using the following data:



# **APPLICATION INFORMATION (continued)**

 $t_{sk(o)Source} = 2.0 \text{ ns} - \text{Output}$  skew of data processing unit; any skew between data bits, or clock and data bits  $t_{sk(o-p)DRVR} = 0.6 \text{ ns} - \text{Driver}$  part-to-part skew of the SN65MLVD082

 $t_{sk(flight)BP} = 0.4 \text{ ns} - \text{Skew of propagation delay on the backplane between data and clock}$ 

 $t_{sk(p-p)RCVR}$  = 1.0 ns - Receiver part-to-part skew of the SN65MLVD082

The 238-MHz maximum operating speed calculated above was determined based on data and clock skews only. Another important consideration when calculating the maximum operating speed is output transition time. Transition-time-limited operating speed can be calculated from the following formula:

$$f = 45\% \times \frac{1}{2 \times t_{transition}} \tag{1}$$

Using the typical transition time of the SN65MLVD082 of 1.4 ns, a transition-time-limited operating frequency of 170 MHz can be supported.

In addition to the high operating frequencies of SSSC that can be ensured, the SN65MLVD082 presents other benefits as other M-LVDS bus transceivers can provide:

- Robust system operation due to common mode noise cancellation using a low voltage differential receiver
- Low EMI radiation noise due to differential signaling improves signal integrity through the backplane
- A singly terminated transmission line is easy to design and implement
- Low power consumption in both active and idle modes minimizes thermal concerns on each module

In dense backplane design, these benefits are important for improving the performance of the whole system.

A similar result can be achieved with the SN65MLVD080.



## **APPLICATION INFORMATION (continued)**

### LIVE INSERTION/GLITCH-FREE POWER UP/DOWN

The SN65MLVD080/082 family of products offered by Texas Instruments provides a glitch-free powerup/down feature that prevents the M-LVDS outputs of the device from turning on during a powerup or powerdown event. This is especially important in live insertion applications, when a device is physically connected to an M-LVDS multipoint bus and VCC is ramping.

While the M-LVDS interface for these devices is glitch free on powerup/down, the receiver output structure is not. Figure 38 shows the performance of the receiver output pin, R (CHANNEL 2), as Vcc (CHANNEL 1) is ramped.




Figure 38. M-LVDS Receiver Output: VCC (CHANNEL 1), R Pin (CHANNEL 2)

The glitch on the R pin is independent of the  $\overline{\text{RE}}$  voltage. Any complications or issues from this glitch are easily resolved in power sequencing or system requirements that suspend operation until VCC has reached a steady state value.





11-Apr-2013

#### PACKAGING INFORMATION

| Orderable Device  | Status | Package Type | Package<br>Drawing |    | Package<br>Qty |                            | Lead/Ball Finish |                            | Op Temp (°C) | Top-Side Markings | Samples |
|-------------------|--------|--------------|--------------------|----|----------------|----------------------------|------------------|----------------------------|--------------|-------------------|---------|
| SN65MLVD080DGG    | ACTIVE | TSSOP        | DGG                | 64 | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | (3)<br>Level-2-260C-1 YEAR | -40 to 85    | (4)<br>MLVD080    | Samples |
| SN65MLVD080DGGG4  | ACTIVE | TSSOP        | DGG                | 64 | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD080           | Samples |
| SN65MLVD080DGGR   | ACTIVE | TSSOP        | DGG                | 64 | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD080           | Samples |
| SN65MLVD080DGGRG4 | ACTIVE | TSSOP        | DGG                | 64 | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD080           | Samples |
| SN65MLVD082DGG    | ACTIVE | TSSOP        | DGG                | 64 | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD082           | Samples |
| SN65MLVD082DGGG4  | ACTIVE | TSSOP        | DGG                | 64 | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD082           | Samples |
| SN65MLVD082DGGR   | ACTIVE | TSSOP        | DGG                | 64 | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD082           | Samples |
| SN65MLVD082DGGRG4 | ACTIVE | TSSOP        | DGG                | 64 | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR        | -40 to 85    | MLVD082           | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device          | Package<br>Type | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN65MLVD080DGGR | TSSOP           | DGG                | 64 | 2000 | 330.0                    | 24.4                     | 8.4        | 17.3       | 1.7        | 12.0       | 24.0      | Q1               |
| SN65MLVD082DGGR | TSSOP           | DGG                | 64 | 2000 | 330.0                    | 24.4                     | 8.4        | 17.3       | 1.7        | 12.0       | 24.0      | Q1               |

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65MLVD080DGGR | TSSOP        | DGG             | 64   | 2000 | 367.0       | 367.0      | 45.0        |
| SN65MLVD082DGGR | TSSOP        | DGG             | 64   | 2000 | 367.0       | 367.0      | 45.0        |

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity