

P-Channel 20 V (D-S) MOSFET

| PRODUCT SUMMARY | | | |
|---------------------|-----------------------------------|------------------------------------|-----------------------|
| V _{DS} (V) | R _{DS(on)} (Ω) MAX. | I _D (A) ^{a, e} | Q _g (TYP.) |
| -20 | 0.044 at V _{GS} = -10 V | -5.4 | 9.5 nC |
| | 0.054 at V _{GS} = -4.5 V | -4.9 | |
| | 0.082 at V _{GS} = -2.5 V | -3.9 | |

FEATURES


- TrenchFET[®] power MOSFET
- Small 1 mm x 1 mm max. outline area
- Low 0.548 mm max. profile
- Typical ESD protection 2500 V HBM
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912




RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS

- Load switches and charger switches
- Battery management
- For smart phones and tablet PCs



P-Channel MOSFET



Marking Code: xxxx = 8489
xxx = Date / lot traceability code

Ordering Information:
Si8489EDB-T2-E1 (lead (Pb)-free and halogen-free)

| ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless otherwise noted) | | | |
|---|-----------------------------------|------------------------|--------------------|
| PARAMETER | SYMBOL | LIMIT | UNIT |
| Drain-Source Voltage | V _{DS} | -20 | V |
| Gate-Source Voltage | V _{GS} | ± 12 | |
| Continuous Drain Current (T _J = 150 °C) | I _D | T _A = 25 °C | -5.4 ^a |
| | | T _A = 70 °C | -4.3 ^a |
| | | T _A = 25 °C | -3.6 ^b |
| | | T _A = 70 °C | -2.8 ^b |
| Pulsed Drain Current (t = 300 μs) | I _{DM} | -20 | A |
| Continuous Source-Drain Diode Current | I _S | T _C = 25 °C | |
| | | T _A = 25 °C | -0.65 ^b |
| Maximum Power Dissipation | P _D | T _A = 25 °C | 1.8 ^a |
| | | T _A = 70 °C | 1.1 ^a |
| | | T _A = 25 °C | 0.78 ^b |
| | | T _A = 70 °C | 0.5 ^b |
| Operating Junction and Storage Temperature Range | T _J , T _{stg} | -55 to 150 | °C |
| Package Reflow Conditions ^c | VPR | 260 | |
| | IR/Convection | 260 | |

Notes

- Surface mounted on 1" x 1" FR4 board with full copper, t = 10 s.
- Surface mounted on 1" x 1" FR4 board with minimum copper, t = 10 s.
- Refer to IPC/JEDEC[®] (J-STD-020), no manual or hand soldering.
- In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.
- Based on T_A = 25 °C.



| THERMAL RESISTANCE RATINGS | | | | | |
|---|----------|-------------------|---------|---------|------|
| PARAMETER | | SYMBOL | TYPICAL | MAXIMUM | UNIT |
| Maximum Junction-to-Ambient ^{a, b} | t = 10 s | R _{thJA} | 55 | 70 | °C/W |
| Maximum Junction-to-Ambient ^{c, d} | t = 10 s | | 125 | 160 | |

Notes

- a. Surface mounted on 1" x 1" FR4 board with full copper.
- b. Maximum under steady state conditions is 100 °C/W.
- c. Surface mounted on 1" x 1" FR4 board with minimum copper.
- d. Maximum under steady state conditions is 190 °C/W.

| SPECIFICATIONS (T _J = 25 °C, unless otherwise noted) | | | | | | |
|---|--------------------------------------|--|-------------------------------------|-------|-------|-------|
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| Static | | | | | | |
| Drain-Source Breakdown Voltage | V _{DS} | V _{GS} = 0 V, I _D = -250 μA | -20 | - | - | V |
| V _{DS} Temperature Coefficient | ΔV _{DS} /T _J | I _D = -250 μA | - | -15 | - | mV/°C |
| V _{GS(th)} Temperature Coefficient | ΔV _{GS(th)} /T _J | | - | 2.4 | - | |
| Gate-Source Threshold Voltage | V _{GS(th)} | V _{DS} = V _{GS} , I _D = -250 μA | -0.5 | - | -1.2 | V |
| Gate-Source Leakage | I _{GSS} | V _{DS} = 0 V, V _{GS} = ± 4.5 V | - | - | ± 1 | μA |
| | | V _{DS} = 0 V, V _{GS} = ± 12 V | - | - | ± 5 | |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} = -20 V, V _{GS} = 0 V | - | - | -1 | |
| | | V _{DS} = -20 V, V _{GS} = 0 V, T _J = 70 °C | - | - | -10 | |
| On-State Drain Current ^a | I _{D(on)} | V _{DS} ≤ -5 V, V _{GS} = -4.5 V | -10 | - | - | A |
| Drain-Source On-State Resistance ^a | R _{DS(on)} | V _{GS} = -10 V, I _D = -1.5 A | - | 0.036 | 0.044 | Ω |
| | | V _{GS} = -4.5 V, I _D = -1.5 A | - | 0.045 | 0.054 | |
| | | V _{GS} = -2.5 V, I _D = -1 A | - | 0.065 | 0.082 | |
| Forward Transconductance ^a | g _{fs} | V _{DS} = -10 V, I _D = -1.5 A | - | 10 | - | S |
| Dynamic ^b | | | | | | |
| Input Capacitance | C _{iss} | V _{DS} = -10 V, V _{GS} = 0 V, f = 1 MHz | - | 765 | - | pF |
| Output Capacitance | C _{oss} | | - | 125 | - | |
| Reverse Transfer Capacitance | C _{rss} | | - | 115 | - | |
| Total Gate Charge | Q _g | V _{DS} = -10 V, V _{GS} = -10 V, I _D = -1.5 A | - | 17.5 | 27 | nC |
| Gate-Source Charge | Q _{gs} | V _{DS} = -10 V, V _{GS} = -4.5 V, I _D = -1.5 A | - | 8.6 | 13 | |
| Gate-Drain Charge | Q _{gd} | | - | 1.5 | - | |
| Gate Resistance | R _g | | V _{GS} = -0.1 V, f = 1 MHz | - | 2.6 | |
| Turn-On Delay Time | t _{d(on)} | V _{DD} = -10 V, R _L = 10 Ω I _D ≅ -1.5 A, V _{GEN} = -4.5 V, R _g = 1 Ω | - | 14 | - | Ω |
| Rise Time | t _r | | - | 27 | 50 | |
| Turn-Off Delay Time | t _{d(off)} | | - | 20 | 40 | |
| Fall Time | t _f | | - | 50 | 100 | |
| Turn-On Delay Time | t _{d(on)} | V _{DD} = -10 V, R _L = 10 Ω I _D ≅ -1.5 A, V _{GEN} = -8 V, R _g = 1 Ω | - | 25 | 50 | ns |
| Rise Time | t _r | | - | 6 | 15 | |
| Turn-Off Delay Time | t _{d(off)} | | - | 8 | 20 | |
| Fall Time | t _f | | - | 68 | 130 | |
| | | | - | 28 | 60 | |




| SPECIFICATIONS (T _J = 25 °C, unless otherwise noted) | | | | | | |
|---|-----------------|---|------|------|------|------|
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| Drain-Source Body Diode Characteristics | | | | | | |
| Continuous Source-Drain Diode Current | I _S | T _A = 25 °C | - | - | -1.5 | A |
| Pulse Diode Forward Current | I _{SM} | | - | - | -20 | |
| Body Diode Voltage | V _{SD} | I _S = -1.5 A, V _{GS} = 0 V | - | -0.8 | -1.2 | V |
| Body Diode Reverse Recovery Time | t _{rr} | I _F = -1.5 A, di/dt = 100 A/μs, T _J = 25 °C | - | 25 | 50 | ns |
| Body Diode Reverse Recovery Charge | Q _{rr} | | - | 9 | 20 | nC |
| Reverse Recovery Fall Time | t _a | | - | 15 | - | ns |
| Reverse Recovery Rise Time | t _b | | - | 10 | - | |

Notes


- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Current vs. Gate-Source Voltage



Gate Current vs. Gate-Source Voltage




Output Characteristics




Transfer Characteristics


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. Drain Current and Gate Voltage




Capacitance




Gate Charge



Source-Drain Diode Forward Voltage




On-Resistance vs. Junction Temperature




Threshold Voltage


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

Note


- When mounted on 1" x 1" FR4 with full copper.

Note

- The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Current Derating ^a




Power Derating



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Full Copper)



Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Minimum Copper)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62752.

MICRO FOOT[®]: 4-Bumps (1 mm x 1 mm, 0.5 mm Pitch, 0.286 mm Bump Height)



Notes

1. Bumps are 95.5/3.8/0.7 Sn/Ag/Cu.
2. Backside surface is coated with a Ti/Ni/Ag layer.
3. Non-solder mask defined copper landing pad.
4. Laser mark on the backside surface of die.
5. "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
6. • is the location of pin 1

| DIM. | MILLIMETERS | | | INCHES | | |
|------|-------------|-------|-------|--------|--------|--------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.458 | 0.504 | 0.550 | 0.0180 | 0.0198 | 0.0217 |
| A1 | 0.214 | 0.250 | 0.286 | 0.0084 | 0.0098 | 0.0113 |
| A2 | 0.244 | 0.254 | 0.264 | 0.0096 | 0.0100 | 0.0104 |
| b | 0.297 | 0.330 | 0.363 | 0.0117 | 0.0130 | 0.0143 |
| b1 | 0.250 | | | 0.0098 | | |
| e | 0.500 | | | 0.0197 | | |
| s | 0.210 | 0.230 | 0.250 | 0.0083 | 0.0091 | 0.0096 |
| D | 0.920 | 0.960 | 1.000 | 0.0362 | 0.0378 | 0.0394 |
| K | 0.029 | 0.065 | 0.102 | 0.0011 | 0.0026 | 0.0040 |

Note

- Use millimeters as the primary measurement.

ECN: T15-0176-Rev. A, 27-Apr-15
DWG: 6039



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.