



## RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS

### FEATURES

- Qualified for Automotive Applications
- 2.7-V and 5-V Performance
- Rail-to-Rail Output Swing
- Input Bias Current: 1 pA Typ
- Input Offset Voltage: 0.25 mV Typ
- Low Supply Current: 100  $\mu$ A Typ
- Gain Bandwidth: 1 MHz Typ
- Slew Rate: 1 V/ $\mu$ s Typ
- Turn-On Time From Shutdown: 5  $\mu$ s Typ
- Input Referred Voltage Noise (at 10 kHz): 20 nV/ $\sqrt{\text{Hz}}$



### DESCRIPTION/ORDERING INFORMATION

The LMV341 and LMV344 devices are single and quad CMOS operational amplifiers, respectively, with low voltage, low power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1 pA (typ) and an offset voltage of 0.25 mV (typ). The single supply amplifier is designed specifically for low-voltage (2.7 V to 5 V) operation, with a wide common-mode input voltage range that typically extends from -0.2 V to 0.8 V from the positive supply rail. Additional features are a 20-nV/ $\sqrt{\text{Hz}}$  voltage noise at 10 kHz, 1-MHz unity-gain bandwidth, 1-V/ $\mu$ s slew rate, and 100- $\mu$ A current consumption per channel.

An extended industrial temperature range from -40°C to 125°C makes this device suitable for automotive applications.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
-40°C to 125°C	SC-70 – DCK	Reel of 3000	LMV341QDCKRQ1	RR_
	SOT-23 – DBV	Reel of 3000	LMV341QDBVRQ1	RCH_
	TSSOP – PW	Reel of 2000	LMV344IPWRQ1	LMV344Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).


(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

(3) DBV/DCK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## APPLICATION CIRCUIT: SAMPLE-AND-HOLD CIRCUIT

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

V <sub>+</sub>	Supply voltage <sup>(2)</sup>	5.5 V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	±5.5 V
V <sub>I</sub>	Input voltage range (either input)	0 to 5.5 V
θ <sub>JA</sub>	Package thermal impedance <sup>(4)(5)</sup>	DBV package 165°C/W DCK package 259°C/W PW package 113°C/W
T <sub>J</sub>	Operating virtual junction temperature	150°C
T <sub>stg</sub>	Storage temperature range	-65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages and V<sub>+</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Maximum power dissipation is a function of T<sub>J(max)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J(max)</sub> – T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

## RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage (single-supply operation)	2.5	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

## ESD PROTECTION

TEST CONDITIONS	TYP	UNIT
Human-Body Model (HBM)	2000	V
Machine Model (MM)	200	V

## ELECTRICAL CHARACTERISTICS

$V_+ = 2.7 \text{ V}$ ,  $\text{GND} = 0 \text{ V}$ ,  $V_{IC} = V_O = V_+/2$ ,  $R_L > 1 \text{ M}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A$	LMV341			LMV344			UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	
$V_{IO}$	Input offset voltage	25°C		0.25	4		0.25	4	mV
		Full range			4.5			4.5	
$\alpha_{VIO}$	Average temperature coefficient of input offset voltage	Full range		1.7			1.7		$\mu\text{V}/^\circ\text{C}$
$I_{IB}$	Input bias current	25°C		1	120		1	120	pA
		–40°C to 85°C			250			250	
		–40°C to 125°C			3			3	nA
$I_{IO}$	Input offset current	25°C		6.6			6.6		fA
CMRR	Common-mode rejection ratio	25°C	40	80		56	80		dB
		Full range	36			50			
$k_{SVR}$	Supply-voltage rejection ratio	25°C	45	82		65	82		dB
		Full range	60			60			
$V_{ICR}$	Common-mode input voltage range	25°C	0	–0.2 to 1.9	1.7	0	–0.2 to 1.9	1.7	V
$A_v$	Large-signal voltage gain <sup>(2)</sup>	$R_L = 10 \text{ k}\Omega$ to 1.35 V	25°C	73	113	78	113		dB
			Full range	66		70			
		$R_L = 2 \text{ k}\Omega$ to 1.35 V	25°C	70	103	72	103		
			Full range	63		64			
$V_O$	Output swing (delta from supply rails)	$R_L = 2 \text{ k}\Omega$ to 1.35 V	Low level	25°C	24	60	24	60	mV
				Full range		95		95	
			High level	25°C	26	60	26	60	
				Full range		95		95	
		$R_L = 10 \text{ k}\Omega$ to 1.35 V	Low level	25°C	5	30	5	30	mV
				Full range		40		40	
			High level	25°C	5.3	30	5.3	30	
				Full range		40		40	
$I_{CC}$	Supply current (per channel) <sup>(1)</sup>	25°C	100	170		100	170		$\mu\text{A}$
		Full range		230			230		
$I_{OS}$	Output short-circuit current	Sourcing	25°C	20	32	18	24		mA
			25°C	15	24	15	24		
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$	25°C		1		1		V/ $\mu\text{s}$
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega$ , $C_L = 200 \text{ pF}$	25°C		1		1		MHz
$\Phi_m$	Phase margin	$R_L = 100 \text{ k}\Omega$	25°C		72		72		deg
$G_m$	Gain margin	$R_L = 100 \text{ k}\Omega$	25°C		20		20		dB
$V_n$	Equivalent input noise voltage	$f = 1 \text{ kHz}$	25°C		40		40		$\text{nV}/\sqrt{\text{Hz}}$
$I_n$	Equivalent input noise current	$f = 1 \text{ kHz}$	25°C		0.001		0.001		$\text{pA}/\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$f = 1 \text{ kHz}$ , $A_v = 1$ , $R_L = 600 \Omega$ , $V_I = 1 \text{ V}_{PP}$	25°C		0.017		0.017		%

(1) Typical values represent the most likely parametric norm.

(2)  $\text{GND} + 0.2 \text{ V} \leq V_O \leq V_+ - 0.2 \text{ V}$

(3) Connected as voltage follower with 2-V<sub>PP</sub> step input. Number specified is the slower of the positive and negative slew rates.

## SHUTDOWN CHARACTERISTICS

$V_+ = 2.7 \text{ V}$ ,  $\text{GND} = 0 \text{ V}$ ,  $V_{IC} = V_O = V_+/2$ ,  $R_L > 1 \text{ M}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
I <sub>CC(SHDN)</sub>  Supply current in shutdown mode (per channel)	V <sub>SD</sub> = 0 V	25°C		0.045	1000	nA
		Full range			1.5	μA
t <sub>(on)</sub>  Amplifier turn-on time		25°C		5		μs
V <sub>SD</sub>  Shutdown pin voltage range	ON mode	25°C	1.7 to 2.7	2.4 to 2.7		V
	Shutdown mode		0 to 1	0 to 0.8		

## ELECTRICAL CHARACTERISTICS

$V_+ = 5 \text{ V}$ ,  $\text{GND} = 0 \text{ V}$ ,  $V_{IC} = V_O = V_+/2$ ,  $R_L > 1 \text{ M}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A$	LMV341			LMV344			UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	
$V_{IO}$	Input offset voltage	25°C		0.25	4		0.25	4	mV
		Full range			4.5			4.5	
$\alpha_{VIO}$	Average temperature coefficient of input offset voltage	Full range	1.9			1.9			$\mu\text{V}/^\circ\text{C}$
$I_{IB}$	Input bias current	25°C	1	200		1	200		pA
		–40°C to 85°C		375			375		
		–40°C to 125°C			5			5	nA
$I_{IO}$	Input offset current	25°C	6.6			6.6			fA
CMRR	Common-mode rejection ratio	25°C	46	86		56	86		dB
		Full range	47			50			
$k_{SVR}$	Supply-voltage rejection ratio	25°C	45	82		65	82		dB
		Full range	44			60			
$V_{ICR}$	Common-mode input voltage range	25°C	0	–0.2 to 4.2	4	0	–0.2 to 4.2	4	V
$A_V$	Large-signal voltage gain <sup>(2)</sup>	$R_L = 10 \text{ k}\Omega$ to 2.5 V	25°C	78	116	78	116		dB
			Full range	70		70			
		$R_L = 2 \text{ k}\Omega$ to 2.5 V	25°C	72	107	72	107		
			Full range	64		64			
$V_O$	Output swing (delta from supply rails)	$R_L = 2 \text{ k}\Omega$ to 2.5 V	Low level	25°C	32	67	32	60	mV
				Full range		95		95	
			High level	25°C	34	60	34	60	
				Full range		95		95	
		$R_L = 10 \text{ k}\Omega$ to 2.5 V	Low level	25°C	7	30	7	30	
				Full range		45		40	
			High level	25°C	7	30	7	30	
				Full range		40		40	
$I_{CC}$	Supply current (per channel) <sup>(1)</sup>	25°C	107	200		107	200		$\mu\text{A}$
		Full range		260			260		
$I_{OS}$	Output short-circuit current	Sourcing	25°C	85	113	70	90		mA
				50	75	50	75		
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$	25°C		1		1		V/ $\mu\text{s}$
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega$ , $C_L = 200 \text{ pF}$	25°C		1		1		MHz
$\Phi_m$	Phase margin	$R_L = 100 \text{ k}\Omega$	25°C		70		70		deg
$G_m$	Gain margin	$R_L = 100 \text{ k}\Omega$	25°C		20		20		dB
$V_n$	Equivalent input noise voltage	$f = 1 \text{ kHz}$	25°C		39		39		$\text{nV}/\sqrt{\text{Hz}}$
$I_n$	Equivalent input noise current	$f = 1 \text{ kHz}$	25°C		0.001		0.001		$\text{pA}/\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$f = 1 \text{ kHz}$ , $A_V = 1$ , $R_L = 600 \Omega$ , $V_I = 1 \text{ V}_{PP}$	25°C		0.012		0.012		%

(1) Typical values represent the most likely parametric norm.

(2)  $\text{GND} + 0.2 \text{ V} \leq V_O \leq V_+ - 0.2 \text{ V}$

(3) Connected as voltage follower with 2-V<sub>PP</sub> step input. Number specified is the slower of the positive and negative slew rates.

## SHUTDOWN CHARACTERISTICS

$V_+ = 5 \text{ V}$ ,  $\text{GND} = 0 \text{ V}$ ,  $V_{IC} = V_O = V_+/2$ ,  $R_L > 1 \text{ M}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
I <sub>CC(SHDN)</sub> Supply current in shutdown mode (per channel)	V <sub>SD</sub> = 0 V	25°C		0.033	1	μA
		Full range			1.5	
t <sub>(on)</sub> Amplifier turn-on time		25°C		5		μs
V <sub>SD</sub> Shutdown pin voltage range	ON mode	25°C	3.1 to 5	4.5 to 5		V
	Shutdown mode		0 to 1	0 to 0.8		

## TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

## TYPICAL CHARACTERISTICS (continued)




Figure 5.




Figure 6.




Figure 7.




Figure 8.

### TYPICAL CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.

## TYPICAL CHARACTERISTICS (continued)




Figure 13.




Figure 14.




Figure 15.




Figure 16.

### TYPICAL CHARACTERISTICS (continued)




Figure 17.




Figure 18.




Figure 19.








Figure 20.

## TYPICAL CHARACTERISTICS (continued)



**TYPICAL CHARACTERISTICS (continued)**

**Figure 23.**

**Figure 24.**

## TYPICAL CHARACTERISTICS (continued)




Figure 25.




Figure 26.




Figure 27.




Figure 28.

### TYPICAL CHARACTERISTICS (continued)




Figure 29.




Figure 30.




Figure 31.




Figure 32.

### TYPICAL CHARACTERISTICS (continued)




Figure 33.




Figure 34.




Figure 35.




Figure 36.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LMV341QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RCHE	<b>Samples</b>
LMV341QDCKRQ1	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RRE	<b>Samples</b>
LMV344IPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMV344Q	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Apr-2013

---

### OTHER QUALIFIED VERSIONS OF LMOV341-Q1, LMOV344-Q1 :


- Catalog: [LMV341](#), [LMV344](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV341QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV341QDCKRQ1	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
LMV344IPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV341QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
LMV341QDCKRQ1	SC70	DCK	6	3000	203.0	203.0	35.0
LMV344IPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




4073253-5/N 12/14

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- △** Falls within JEDEC MO-178 Variation AB, except minimum lead width.

# LAND PATTERN DATA

DBV (R-PDSO-G6)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



4093553-4/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Falls within JEDEC MO-203 variation AB.


# LAND PATTERN DATA

DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings  
Based on a stencil thickness  
of .127mm (.005inch).



4210356-3/C 07/11


NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.


E. Falls within JEDEC MO-153

## LAND PATTERN DATA


PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)

Example  
Solder Mask Opening  
(See Note E)

4211284-2/G 08/15

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

**TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.