SCDS232E - JUNE 2006-REVISED DECEMBER 2009

# 0.75-Ω DUAL SPDT ANALOG SWITCH WITH INPUT LOGIC TRANSLATION

Check for Samples: TS5A26542

#### **FEATURES**

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.75 Ω Max)
- Control Inputs Reference to V<sub>IO</sub>
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.25-V to 5.5-V Power Supply (V<sub>+</sub>)
- 1.65-V to 1.95-V Logic Supply (V<sub>IO</sub>)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
  - 300-V Machine Model (A115-A)
- COM Inputs
  - 8000-V Human-Body Model (A114-B, Class II)
  - ±15-kV Contact Discharge (IEC 61000-4-2)

#### APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation

YZT PACKAGE<sup>(1)</sup> (BOTTOM VIEW)

	Α	В	С	D
1	3	4	9	10
2	2	(5)	8	11)
3	② ①	6	7	12

(1)The GND balls are internally connected.

	Α	В	С	D		
1	IN1	NO1	COM1	NC1		
2	VIO	GND	GND	V+		
3	IN2	NO2	COM2	NC2		

#### DESCRIPTION

The TS5A26542 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.25 V to 5.5 V. The device offers a low ON-state resistance with an excellent channel-to-channel ON-state resistance matching, and the break-before-make feature to prevent signal distortion during the transferring of a signal from one path to the another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

The TS5A26542 has a separate logic supply pin ( $V_{IO}$ ) that operates from 1.65 V to 1.95 V.  $V_{IO}$  powers the control circuitry, which allows the TS5A26542 to be controlled by 1.8-V signals.

#### Table 1. ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)
	NanoFree <sup>™</sup> – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height	Reel of 3000	TS5A26542YZTR	JN_

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

<sup>(2)</sup> YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



## SUMMARY OF CHARACTERISTICS(1)


Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r <sub>on</sub> )	0.75 Ω max
ON-state resistance match (Δr <sub>on</sub> )	0.1 Ω max
ON-state resistance flatness (r <sub>on(flat)</sub> )	0.1 Ω max
Turn-on/turn-off time (t <sub>ON</sub> /t <sub>OFF</sub> )	25 ns/20 ns
Charge injection (Q <sub>C</sub> )	15 pC
Bandwidth (BW)	43 MHz
OFF isolation (O <sub>ISO</sub> )	-63 dB at 1 MHz
Crosstalk (X <sub>TALK</sub> )	-63 dB at 1 MHz
Total harmonic distortion (THD)	0.004%
Leakage current (I <sub>NO(OFF)</sub> /I <sub>NC(OFF)</sub> )	20 nA
Package option	12-pin WCSP

## (1) $V_+ = 5 V$ , $T_A = 25$ °C

#### **FUNCTION TABLE**

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

### **LOGIC DIAGRAM**



A. IN1 and IN2 are control inputs referenced to  $V_{\text{IO}}$ .

# ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{+}$ $V_{IO}$	Supply voltage range (3)		-0.5	6.5	V
$V_{NC} \ V_{NO} \ V_{COM}$	Analog voltage range <sup>(3)</sup> (4) (5)	-0.5	V <sub>+</sub> + 0.5	V	
I <sub>I/OK</sub>	Analog port diode current	$V_{NO}$ , $V_{NC}$ , $V_{COM} < 0$ or $V_{NO}$ , $V_{NC}$ , $V_{COM} > V_{+}$	-50	50	mA
I <sub>NC</sub>	ON-state switch current			450	_
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current <sup>(6)</sup>	$V_{NO}$ , $V_{NC}$ , $V_{COM} = 0$ to $V_{+}$	-700	700	mA
$V_{I}$	Digital input voltage range (3) (4)		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current	V <sub>1</sub> < 0	-50		mA
I <sub>+</sub> I <sub>GND</sub>	Continuous current through V <sub>+</sub> or GND		-100	100	mA
$\theta_{JA}$	Package thermal impedance (7)			102	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2006–2009, Texas Instruments Incorporated

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(3)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(4)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(5)</sup> This value is limited to 5.5 V maximum.

<sup>(6)</sup> Pulse at 1-ms duration <10% duty cycle

<sup>(7)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## **ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY<sup>(1)</sup>**

 $V_{+} = 4.5 \text{ V}$  to 5.5 V,  $V_{1O} = 1.65 \text{ V}$  to 1.95 V,  $T_{A} = -40 ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	TA	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch		1							
Analog signal range	$V_{COM}, \ V_{NO}$					0		V <sub>+</sub>	V
ON-state resistance	-	$V_{NO}$ or $V_{NC} = 2.5 \text{ V}$ ,	Switch ON,	25°C	4.5 V		0.5	0.75	Ω
OIN-State resistance	r <sub>on</sub>	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			0.8	12
ON-state resistance		$V_{NO}$ or $V_{NC} = 2.5 \text{ V}$ ,	Switch ON,	25°C			0.05	0.1	
match between channels	Δr <sub>on</sub>	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			0.1	Ω
ON-state resistance		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.1		
flatness	r <sub>on(flat)</sub>	$V_{NO}$ or $V_{NC} = 1 \text{ V}, 1.5 \text{ V},$	Switch ON,	25°C	4.5 V		0.1	0.25	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.25	
		V <sub>NO</sub> = 1 V, 4.5 V,		25°C		-20	2	20	nA
NO, NC OFF leakage current	I <sub>NO(OFF)</sub> , I <sub>NC (OFF)</sub>	$\begin{array}{l} V_{COM} = 4.5 \; \text{V, 1 V,} \\ V_{NC} = \text{Open,} \\ \text{or} \\ V_{NC} = 1 \; \text{V, 4.5 V,} \\ V_{COM} = 4.5 \; \text{V, 1 V,} \\ V_{NO} = \text{Open,} \end{array}$	Switch OFF, See Figure 15	Full	5.5 V	-100		100	
		V <sub>NO</sub> = 1 V, 4.5 V,		25°C		-20	2	20	
NC, NO ON leakage current	I <sub>NO(ON)</sub>	$V_{NC}$ and $V_{COM}$ = Open, or $V_{NC}$ = 1V, 4.5 V, $V_{NO}$ and $V_{COM}$ = Open,	Switch ON, See Figure 16	Full	5.5 V	-200		200	nA
		$V_{COM} = 1 V$ ,		25°C		-20	2	20	
COM ON leakage current	I <sub>COM(ON)</sub>	$\begin{aligned} &V_{NO} \text{ and } V_{NC} = \text{Open,} \\ &\text{or} \\ &V_{COM} = 4.5 \text{ V,} \\ &V_{NO} \text{ and } V_{NC} = \text{Open,} \end{aligned}$	See Figure 16	Full	5.5 V	-200		200	nA
<b>Digital Control Input</b>	s (IN1, IN2)	(2)							
Input logic high	V <sub>IH</sub>	V <sub>IO</sub> = 1.65 V to 1.95 V		Full		0.65 × V <sub>IO</sub>		V <sub>IO</sub>	V
Input logic low	V <sub>IL</sub>	V <sub>IO</sub> = 1.65 V to 1.95 V		Full		0		0.35 × V <sub>IO</sub>	V
Input leakage	1 1			25°C	E E V	-2		2	2
current	I <sub>IH</sub> , I <sub>IL</sub>	$V_I = V_{IO} \text{ or } 0$		Full	5.5 V	-20		20	nA

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>IO</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# **ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY<sup>(1)</sup> (continued)**

 $V_{+}$  = 4.5 V to 5.5 V,  $V_{IO}$  = 1.65 V to 1.95 V,  $T_{A}$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic	1	1		1	1				
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+,$	C <sub>L</sub> = 35 pF,	25°C	5 V	1	12.5	25	ns
	014	$R_L = 50 \Omega$ ,	See Figure 18	Full	4.5 V			30	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+,$ $R_1 = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 18	25°C	5 V	1	9.5	20	ns
		KL = 50 12,	See Figure 16	Full	4.5 V			25	
Break-before-make	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{+}/2,$	$C_L = 35 \text{ pF},$	25°C	5 V	1	5	10	ns
time	BBIVI	$R_L = 50 \Omega$ ,	See Figure 19	Full	4.5 V	1		12	
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 1 \text{ nF},$ See Figure 23	25°C	5 V		15		pC
NO OFF capacitance	C <sub>NO(OFF)</sub>	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 17	25°C	5 V		37		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	5 V		130		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 17	25°C	5 V		130		pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_{IO}$ or GND,	See Figure 17	25°C	5 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	5 V		43		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 21	25°C	5 V		-63		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 22	25°C	5 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V		0.004		%
Supply	•	•		•	•				
Positive supply		., ., ., .,		25°C			5.5	100	
current	I <sub>+</sub>	$V_I = V_{IO}$ or GND		Full	5.5 V			750	nA
	1	1		1	1	1			

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



# Electrical Characteristics for 3.3-V Supply<sup>(1)</sup>

 $V_{+} = 3$  V to 3.6 V,  $V_{IO} = 1.65$  V to 1.95 V,  $T_{A} = -40$  °C to 85 °C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{\rm COM}, \ V_{\rm NO}$					0		٧+	٧
ON-state resistance	r	$V_{NO}$ or $V_{NC} = 2 V$ ,	Switch ON,	25°C	3 V		0.75	0.9	Ω
ON-State resistance	r <sub>on</sub>	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	3 V			1.2	32
ON-state resistance		$V_{NO}$ or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	0.17		0.1	0.15	•
match between channels	$\Delta r_{on}$	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	3 V			0.15	Ω
ON-state resistance		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.2		
flatness	r <sub>on(flat)</sub>	$V_{NO}$ or $V_{NC} = 0.8 \text{ V}, 2 \text{ V},$	Switch ON,	25°C	3 V		0.1	0.3	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.3	
		$V_{NO} = 1 \text{ V}, 3 \text{ V},$		25°C		-20	2	20	nA
NO, NC OFF leakage current	I <sub>NO(OFF)</sub> , I <sub>NC (OFF)</sub>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Switch OFF, See Figure 15	Full	3.6 V	-50		50	
		V <sub>NO</sub> = 1 V, 3 V, 25°C		-10	2	10			
NC, NO ON leakage current	I <sub>NO(ON)</sub>	$V_{NC}$ and $V_{COM}$ = Open, or $V_{NC}$ = 1 V, 3 V, $V_{NO}$ and $V_{COM}$ = Open,	Switch ON, See Figure 16	Full	3.6 V	30		30	nA
		$V_{COM} = 1 V$ ,		25°C		-10	2	10	
COM ON leakage current	I <sub>COM(ON)</sub>	$V_{NO}$ and $V_{NC}$ = Open, or $V_{COM}$ = 3 V, $V_{NO}$ and $V_{NC}$ = Open,	See Figure 16	Full	3.6 V	-30		30	nA
<b>Digital Control Inputs</b>	s (IN1, IN2) <sup>(2</sup>	2)							
Input logic high	$V_{IH}$	V <sub>IO</sub> = 1.65 V to 1.95 V		Full		0.65 × V <sub>IO</sub>		$V_{IO}$	V
Input logic low	$V_{IL}$	V <sub>IO</sub> = 1.65 V to 1.95 V		Full		0		$0.35 \times V_{IO}$	V
Input lookage ourrest	1 1	V - V or 0		25°C	3.6 V	-2		2	2
Input leakage current	$I_{IH}$ , $I_{IL}$ $V_I = V_{IO}$ or 0	3.0 V	-20		20	nA			

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>IO</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# **ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY<sup>(1)</sup> (continued)**

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, V_{10} = 1.65 \text{ V to } 1.95 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

PARAMETER	SYMBOL	TEST C	ONDITIONS	$T_A$	V+	MIN	TYP	MAX	UNIT
Dynamic	•	1							
Turn-on time		$V_{COM} = V_+,$	C <sub>L</sub> = 35 pF,	25°C	3.3 V	5	15	30	no
rum-on ume	t <sub>ON</sub>	$R_L = 50 \Omega$ ,	See Figure 18	Full	3 V	3		35	ns
Turn-off time		$V_{COM} = V_+,$	$C_L = 35 \text{ pF},$	25°C	3.3 V	1	9	20	ns
rum-on ume	t <sub>OFF</sub>	$R_L = 50 \Omega$ ,	See Figure 18	Full	3 V	1		25	115
Break-before-make	+	$V_{NC} = V_{NO} = V_{+}/2,$	$C_{L} = 35 \text{ pF},$	25°C	3.3 V	1	8	13	ns
time	t <sub>BBM</sub>	$R_L = 50 \Omega$ ,	See Figure 19	Full	3 V	1		15	115
Charge injection	$Q_{C}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	3.3 V		6.5		рС
NO OFF capacitance	C <sub>NO(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See Figure 17	25°C	3.3 V		38		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 17	25°C	3.3 V		133		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{+} \text{ or GND},$ Switch ON,	See Figure 17	25°C	3.3 V		133		pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_{IO}$ or GND,	See Figure 17	25°C	3.3 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	3.3 V		42		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 21	25°C	3.3 V		-63		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 22	25°C	3.3 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V		0.004		%
Supply					,				
Positive supply		V V as CND		25°C	261/		10	50	
current	I <sub>+</sub>	$V_I = V_{IO}$ or GND		Full	3.6 V			300	nA

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



## **ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY<sup>(1)</sup>**

 $V_+$  = 2.25 V to 2.75 V,  $V_{IO}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V <sub>+</sub>	MIN	TYP	MAX	UNIT	
Analog Switch								,		
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub>					0		V <sub>+</sub>	V	
ON-state resistance	r <sub>on</sub>	$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 14	25°C Full	2.25 V		1	1.3 1.6	Ω	
ON-state resistance		$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ ,		25°C			0.15	0.2		
match between channels	$\Delta r_{on}$	0.8 V, I <sub>COM</sub> = -100 mA,	Switch ON, See Figure 14	Full	2.25 V		0.10	0.2	Ω	
ON state registers		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.5			
ON-state resistance flatness	r <sub>on(flat)</sub>	$V_{NO}$ or $V_{NC} = 0.8 \text{ V}, 1 \text{ V},$	Switch ON,	25°C	2.25 V		0.25	0.5	Ω	
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.6		
		$V_{NO} = 0.5 \text{ V}, 2.2 \text{ V},$		25°C		-20	2	20		
NO, NC OFF leakage current	NO(OFF)	I <sub>NO(OFF)</sub> , or V <sub>N</sub> V <sub>N</sub> V <sub>N</sub> V <sub>O</sub>	$\begin{split} &V_{COM} = 2.2 \text{ V}, 0.5 \text{ V}, \\ &V_{NC} = \text{Open}, \\ &\text{or} \\ &V_{NC} = 0.5 \text{ V}, 2.2 \text{ V}, \\ &V_{COM} = 2.2 \text{ V}, 0.5 \text{ V}, \\ &V_{NO} = \text{Open}, \end{split}$	Switch OFF, See Figure 15	Full	2.75 V	-50		50	nA
		V <sub>NO</sub> = 0.5 V, 2.2 V,		25°C		-10	2	10		
NC, NO ON leakage current	I <sub>NO(ON)</sub>	$V_{NC}$ and $V_{COM}$ = Open, or $V_{NC}$ = 0.5 V, 2.2 V, $V_{NO}$ and $V_{COM}$ = Open,	Switch ON, See Figure 16	Full	2.75 V	-20		20	nA	
		$V_{COM} = 0.5 V,$		25°C		-10	2	10		
COM ON leakage current	I <sub>COM(ON)</sub>	$\begin{aligned} &V_{NO} \text{ and } V_{NC} = \text{Open,} \\ &\text{or} \\ &V_{COM} = 2.2 \text{ V,} \\ &V_{NO} \text{ and } V_{NC} = \text{Open,} \end{aligned}$	Switch ON, See Figure 16	Full	2.75 V	-50	,	50	nA	
<b>Digital Control Inputs</b>	(IN1, IN2) <sup>(2</sup>	)								
Input logic high	V <sub>IH</sub>	$V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$		Full		$0.65 \times V_{IO}$		$V_{IO}$	V	
Input logic low	$V_{IL}$	$V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$		Full		0		$0.35 \times V_{IO}$	V	
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	$V_I = V_{IO}$ or 0		25°C Full	2.75 V	-2 -20		20	nA	

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>IO</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# **ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY<sup>(1)</sup> (continued)**

 $V_+$  = 2.25 V to 2.75 V,  $V_{IO}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+,$ $R_1 = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 18	25°C	2.5 V	5	20	35	ns
		NL = 50 12,	See Figure 16	Full	2.25 V	5		40	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	$C_L = 35 \text{ pF},$ See Figure 18	25°C Full	2.5 V 2.25 V	2	10	20 25	ns
							44		
Break-before-make time	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 19	25°C Full	2.5 V 2.25 V	1	11	20 25	ns
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	2.5 V		5		рС
NO OFF capacitance	C <sub>NO(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See Figure 17	25°C	2.5 V		38		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	2.5 V		135		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 17	25°C	2.5 V		135		pF
Digital input capacitance	Cı	$V_I = V_{IO}$ or GND,	See Figure 17	25°C	2.5 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	2.5 V		40		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 21	25°C	2.5 V		-63		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 22	25°C	2.5 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V		0.008		%
Supply									
Positive supply	ositive supply	V V as CND		25°C	0.75.\/		10	25	^
current	I <sub>+</sub>	$V_I = V_{IO}$ or GND		Full	2.75 V			100	nA

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



#### **TYPICAL PERFORMANCE**




Figure 1.  $r_{on}$  vs  $V_{COM}$  ( $V_{+} = 2.5 \text{ V}$ )




Figure 3.  $r_{on}$  vs  $V_{COM}$  ( $V_{+} = 5 V$ )




Figure 5.  $I_+$  vs Temperature ( $V_+ = 5 \text{ V}$ )




Figure 2.  $r_{on}$  vs  $V_{COM}$  ( $V_{+} = 3.3 \text{ V}$ )




Figure 4. Leakage Current vs Temperature  $(V_{+} = 5 V)$ 




Figure 6. Charge Injection (Q<sub>C</sub>) vs V<sub>COM</sub>



## **TYPICAL PERFORMANCE (continued)**




Figure 7. t<sub>ON</sub>/t<sub>OFF</sub> vs Supply Voltage




Figure 9. Gain vs Frequency  $(V_+ = 5 V)$ 




Figure 11. OFF Isolation vs Frequency  $(V_{+} = 5 V)$ 




Figure 8.  $t_{ON}/t_{OFF}$  vs Temperature (V<sub>+</sub> = 5 V)




Figure 10. Crosstalk vs Frequency  $(V_+ = 5 V)$ 




Figure 12. Total Harmonic Distortion vs Frequency  $(V_+ = 2.5 \text{ V})$ 



# **TYPICAL PERFORMANCE (continued)**




Figure 13.  $V_{\rm IO}$  Thresholds



### PARAMETER MEASUREMENT INFORMATION




Figure 14. ON-State Resistance (ron)




Figure 15. OFF-State Leakage Current ( $I_{COM(OFF)}$ ,  $I_{NC(OFF)}$ ,  $I_{COM(PWROFF)}$ ,  $I_{NC(PWR(FF))}$ )




Figure 16. ON-State Leakage Current (I<sub>COM(ON)</sub>, I<sub>NC(ON)</sub>)

Copyright © 2006–2009, Texas Instruments Incorporated







Figure 17. Capacitance (C<sub>I</sub>,  $C_{COM(OFF)}$ ,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NC(ON)}$ )




NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_f$  < 5 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 18. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)





- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f$  < 5 ns.
  - B.  $C_L$  includes probe and jig capacitance.

Figure 19. Break-Before-Make Time (t<sub>BBM</sub>)




Figure 20. Bandwidth (BW)






Figure 21. OFF Isolation (O<sub>ISO</sub>)





Figure 22. Crosstalk (X<sub>TALK</sub>)






NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f < 5~ns$ ,  $t_f < 5~ns$ .

Figure 23. Charge Injection (Q<sub>C</sub>)



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD)



## PACKAGE OPTION ADDENDUM

25-Oct-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A26542YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(JN2 ~ JN7 ~ JNN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





25-Oct-2016

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2016

## TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A26542YZTR	DSBGA	YZT	12	3000	178.0	9.2	1.49	1.99	0.75	4.0	8.0	Q2

www.ti.com 18-Jun-2016




#### \*All dimensions are nominal

Device Package Ty		e Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
TS5A26542YZTR	DSBGA	YZT	12	3000	220.0	220.0	35.0	

YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated