

# DS25BR120 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis

Check for Samples: DS25BR120

### **FEATURES**

- DC 3.125 Gbps Low Jitter, High Noise Immunity, Low Power Operation
- Four Levels of Transmit Pre-Emphasis Drive Lossy Backplanes and Cables
- On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, and Minimizes Board Space
- 7 kV ESD on LVDS I/O pins Protects Adjoining Components
- Small 3 mm x 3 mm 8-WSON Space Saving Package

#### **APPLICATIONS**

- Clock and Data Buffering
- Metallic Cable Driving
- FR-4 Driving


#### DESCRIPTION

The DS25BR120 is a single channel 3.125 Gbps LVDS buffer optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced metallic cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR120 features four levels of pre-emphasis (PE) for use as an optimized driver device. Other LVDS devices with similar IO characteristics include the following products. The DS25BR110 features four levels of equalization for use as an optimized receiver device, while the DS25BR100 features both pre-emphasis and equalization for use as an optimized repeater device. The DS25BR150 is a buffer/repeater with the lowest power consumption and does not feature transmit pre-emphasis nor receive equalization.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires minimal space on the board while the flow-through pinout allows easy board layout. The differential inputs and outputs are internally terminated with a  $100\Omega$  resistor to lower device input and output return losses, reduce component count and further minimize board space.

### **Typical Application**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are the property of their respective owners.



# **Block Diagram**



# Pin Diagram



**WSON Package** 

# **PIN DESCRIPTIONS**

Pin Name	Pin Name	Pin Type	Pin Description
PE1	1	Input	Pre-emphasis select pin.
IN+	2	Input	Non-inverting LVDS input pin.
IN-	3	Input	Inverting LVDS input pin.
PE0	4	Input	Pre-emphasis select pin.
NC	5	NA	"NO CONNECT" pin.
OUT-	6	Output	Inverting LVDS output pin.
OUT+	7	Output	Non-inverting LVDS Output pin.
VCC	8	Power	Power supply pin.
GND	DAP	Power	Ground pad (DAP - die attach pad)

# **Pre-Emphasis Truth Table**

PE1	PE0	Pre-emphasis Level
0	0	Off
0	1	Low (Approx. 3 dB at 1.56 GHz)
1	0	Medium (Approx. 6 dB at 1.56 GHz)
1	1	High (Approx. 9 dB at 1.56 GHz)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



# Absolute Maximum Ratings (1)(2)

<b>5</b>	
Supply Voltage (V <sub>CC</sub> )	-0.3V to +4V
LVCMOS Input Voltage (PE0, PE1)	$-0.3V$ to $(V_{CC} + 0.3V)$
LVDS Input Voltage (IN+, IN-)	-0.3V to +4V
Differential Input Voltage  VID	1.0V
LVDS Output Voltage (OUT+, OUT-)	$-0.3V$ to $(V_{CC} + 0.3V)$
LVDS Differential Output Voltage ((OUT+) - (OUT-))	0V to 1.0V
LVDS Output Short Circuit Current Duration	5 ms
Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
Maximum Package Power Dissipation at 25°C	
NGQ Package	2.08W
Derate NGQ Package	16.7 mW/°C above +25°C
Package Thermal Resistance	
$\theta_{JA}$	+60.0°C/W
$\theta_{JC}$	+12.3°C/W
ESD Susceptibility	
HBM <sup>(3)</sup>	≥7 kV
MM <sup>(4)</sup>	≥250V
CDM <sup>(5)</sup>	≥1250V

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) Human Body Model, applicable std. JESD22-A114C
- (4) Machine Model, applicable std. JESD22-A115-A
- (5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

#### **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V <sub>ID</sub> )	0		1.0	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
LVCMOS	LVCMOS INPUT DC SPECIFICATIONS (PE0, PE1)								
$V_{IH}$	High Level Input Voltage		2.0		$V_{CC}$	V			
$V_{IL}$	Low Level Input Voltage		GND		0.8	V			
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 3.6V V <sub>CC</sub> = 3.6V		0	±10	μΑ			
I <sub>IL</sub>	Low Level Input Current	$V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μΑ			

- (1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>.
- (3) Typical values represent most likely parametric norms for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

Copyright © 2007–2013, Texas Instruments Incorporated



# **Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA, V <sub>CC</sub> = 0V		-0.9	-1.5	V
LVDS O	UTPUT DC SPECIFICATIONS (OUT+, OUT-)			•		*
V <sub>OD</sub>	Differential Output Voltage		250	350	450	mV
ΔV <sub>OD</sub>	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
Vos	Offset Voltage		1.05	1.2	1.375	V
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
I <sub>OS</sub>	Output Short Circuit Current <sup>(4)</sup>	OUT to GND PE0 = PE1 = 0		-35	-55	mA
		OUT to V <sub>CC</sub> PE0 = PE1 = 0		7	55	mA
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω
LVDS IN	IPUT DC SPECIFICATIONS (IN+, IN-)					
$V_{ID}$	Input Differential Voltage		0		1	V
$V_{TH}$	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC}-0.05V$		0	+100	mV
$V_{TL}$	Differential Input Low Threshold		-100	0		mV
$V_{CMR}$	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> - 0.05	V
I <sub>IN</sub>	Input Current	$V_{IN} = 3.6V \text{ or } 0V$ $V_{CC} = 3.6V \text{ or } 0V$		±1	±10	μA
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor	Between IN+ and IN-		100		Ω
SUPPLY	CURRENT		· · · · · · · · · · · · · · · · · · ·			
I <sub>CC</sub>	Supply Current	PE0 = 0, PE1 = 0		35	43	mA

<sup>(4)</sup> Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.

#### AC Electrical Characteristics(1)

Over recommended operating supply and temperature ranges unless otherwise specified. (2)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVDS O	UTPUT AC SPECIFICATIONS (OUT+, OUT-)	·	<u>.</u>			•
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	B 1000		350	465	ps
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	$R_L = 100\Omega$		350	465	ps
t <sub>SKD1</sub>	Pulse Skew  t <sub>PLHD</sub> - t <sub>PHLD</sub>   <sup>(4)</sup>			45	100	ps
t <sub>SKD2</sub>	Part to Part Skew <sup>(5)</sup>			45	150	ps
t <sub>LHT</sub>	Rise Time	B 1000		80	150	ps
t <sub>HLT</sub>	Fall Time	$R_L = 100\Omega$		80	150	ps

- (1) Specification is ensured by characterization and is not tested in production.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) t<sub>SKD1</sub>, |t<sub>PLHD</sub> t<sub>PHLD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (5) t<sub>SKD2</sub>. Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated



# **AC Electrical Characteristics**<sup>(1)</sup> (continued)

Over recommended operating supply and temperature ranges unless otherwise specified (2)(3)

Symbol	Parameter	Cond	Conditions			Max	Units
JITTER	PERFORMANCE WITH PE = OFF	<u> </u>		Į.			.1
t <sub>RJ1A</sub>	Random Jitter (RMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
t <sub>RJ2A</sub>	No Test Channels (6)	V <sub>CM</sub> = 1.2V Clock (RZ) PE0 = 0, PE1 = 0	3.125 Gbps		0.5	1	ps
t <sub>DJ1A</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		9	31	ps
t <sub>DJ2A</sub>	Deterministic Jitter (Peak to Peak) No Test Channels (7)	$V_{CM} = 1.2V$ K28.5 (NRZ) PE0 = 0, PE1 = 0	3.125 Gbps		16	40	ps
t <sub>TJ1A</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.05	0.13	UI <sub>P-P</sub>
t <sub>TJ2A</sub>	Total Jitter (Peak to Peak) No Test Channels (8)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE0 = 0, PE1 = 0	3.125 Gbps		0.09	0.16	UI <sub>P-P</sub>
JITTER	PERFORMANCE WITH PE = LOW (Figure 5	and Figure 6)	1				1
t <sub>RJ1B</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1.3	ps
t <sub>RJ2B</sub>	Random Jitter (RMS Value) Test Channel A <sup>(6)</sup>	V <sub>CM</sub> = 1.2V Clock (RZ) PE0 = 1, PE1 = 0	3.125 Gbps		0.5	1.3	ps
t <sub>DJ1B</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		17	31	ps
t <sub>DJ2B</sub>	Deterministic Jitter (Peak to Peak) Test Channel A <sup>(7)</sup>	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE0 = 1, PE1 = 0	3.125 Gbps		18	40	ps
t <sub>TJ1B</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.09	0.14	UI <sub>P-P</sub>
t <sub>TJ2B</sub>	Total Jitter (Peak to Peak) Test Channel A <sup>(8)</sup>	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE0 = 1, PE1 = 0	3.125 Gbps		0.12	0.19	UI <sub>P-P</sub>
JITTER	PERFORMANCE WITH PE = MEDIUM (Figu	re 5 and Figure 6)	1				.1
t <sub>RJ1C</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1.2	ps
t <sub>RJ2C</sub>	Random Jitter (RMS Value) Test Channel B <sup>(6)</sup>	V <sub>CM</sub> = 1.2V Clock (RZ) PE0 = 0, PE1 = 1	3.125 Gbps		0.5	1.2	ps
t <sub>DJ1C</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		21	44	ps
t <sub>DJ2C</sub>	Deterministic Jitter (Peak to Peak) Test Channel B <sup>(7)</sup>	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE0 = 0, PE1 = 1	3.125 Gbps		27	48	ps
t <sub>TJ1C</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.09	0.16	UI <sub>P-P</sub>
t <sub>TJ2C</sub>	Total Jitter (Peak to Peak) Test Channel B <sup>(8)</sup>	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE0 = 0, PE1 = 1	3.125 Gbps		0.13	0.23	UI <sub>P-P</sub>
JITTER	PERFORMANCE WITH PE = HIGH (Figure \$	5 and Figure 6)		"	1		.1
t <sub>RJ1D</sub>		$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1.2	ps
t <sub>RJ2D</sub>	Random Jitter (RMS Value) Test Channel C <sup>(6)</sup>	V <sub>CM</sub> = 1.2V Clock (RZ) PE0 = 1, PE1 = 1	3.125 Gbps		0.5	1.2	ps
t <sub>DJ1D</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		30	65	ps
t <sub>DJ2D</sub>	Deterministic Jitter (Peak to Peak) Test Channel C <sup>(7)</sup>	V <sub>CM</sub> = 1.2V K28.5 (NRZ) PE0 = 1, PE1 = 1	3.125 Gbps		30	58	ps
t <sub>TJ1D</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.09	0.20	UI <sub>P-P</sub>
t <sub>TJ2D</sub>	Total Jitter (Peak to Peak) Test Channel C <sup>(8)</sup>	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ) PE0 = 1, PE1 = 1	3.125 Gbps		0.13	0.22	UI <sub>P-P</sub>

Product Folder Links: DS25BR120

Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically. Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.



#### **APPLICATION INFORMATION**

# **DC TEST CIRCUITS**




Figure 1. Differential Driver DC Test Circuit

### **AC TEST CIRCUITS AND TIMING DIAGRAMS**




Figure 2. Differential Driver AC Test Circuit




Figure 3. Propagation Delay Timing Diagram




Figure 4. LVDS Output Transition Times

### PRE-EMPHASIS TEST CIRCUITS




Figure 5. Pre-emphasis Performance Test Circuit






Figure 6. Test Channel Description

#### **Test Channel Loss Characteristics**

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length	Insertion Loss (dB)									
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz				
Α	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8				
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6				
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7				
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8				
E	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9				
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0				

### **Device Operation**

### **INPUT INTERFACING**

The DS25BR120 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR120 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25BR120 inputs are internally terminated with a  $100\Omega$  resistor.




Figure 7. Typical LVDS Driver DC-Coupled Interface to DS25BR120 Input






Figure 8. Typical CML Driver DC-Coupled Interface to DS25BR120 Input




Figure 9. Typical LVPECL Driver DC-Coupled Interface to DS25BR120 Input

#### **OUTPUT INTERFACING**

The DS25BR120 outputs signals compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check the respective receiver's datasheet prior to implementing the suggested interface implementation.




Figure 10. Typical DS25BR120 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 11. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length




Figure 13. Power Supply Current as a Function of Frequency




Figure 12. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length DS25BR120 Used as a Driver DS25BR110 Used as a Receiver




Figure 14. Maximum Data Rate as a Function of CAT7 (Siemon Tera) Length




Figure 15. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length DS25BR120 Used as a Driver DS25BR110 Used as a Receiver

Copyright © 2007–2013, Texas Instruments Incorporated

Submit Docum



# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**




Figure 16. A 2.5 Gbps NRZ PRBS-7 After 40" Differential FR-4 Stripline V:125 mV / DIV, H:75 ps / DIV




Figure 17. A 3.125 Gbps NRZ PRBS-7 After 40" Differential FR-4 Stripline V:125 mV / DIV, H:50 ps / DIV




Figure 18. An Equalized (with PE) 2.5 Gbps NRZ PRBS-7 After 40" Differential FR-4 Stripline V:125 mV / DIV, H:75 ps / DIV




Figure 19. An Equalized (with PE) 3.125 Gbps NRZ PRBS-7 After 40" Differential FR-4 Stripline V:125 mV / DIV, H:50 ps / DIV





# **REVISION HISTORY**

Changes from Revision D (April 2013) to Revision E					
•	Changed layout of National Data Sheet to TI format		10		



# PACKAGE OPTION ADDENDUM

8-Oct-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
DS25BR120TSD/NOPB	ACTIVE	WSON	NGQ	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	2R120	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





8-Oct-2015

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS25BR120TSD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2016




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	DS25BR120TSD/NOPB	WSON	NGQ	8	1000	210.0	185.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.