August 2000

103 dB

9.5 KHz

2.2V, 5V, 10V

0.95 µA/Amplifier

-0.3V to V⁺ -0.9V

Power consumption



LMC6442 **Dual Micropower Rail-to-Rail Output Single Supply Operational Amplifier General Description**

The LMC6442 is ideal for battery powered systems, where very low supply current (less than one microamp per amplifier) and Rail-to-Rail output swing is required. It is characterized for 2.2V to 10V operation, and at 2.2V supply, the LMC6442 is ideal for single (Li-Ion) or two cell (NiCad or alkaline) battery systems.

The LMC6442 is designed for battery powered systems that require long service life through low supply current, such as smoke and gas detectors, and pager or personal communications systems.

Operation from single supply is enhanced by the wide common mode input voltage range which includes the ground (or negative supply) for ground sensing applications. Very low (5fA, typical) input bias current and near constant supply current over supply voltage enhance the LMC6442's performance near the end-of-life battery voltage.

Designed for closed loop gains of greater than plus two (or minus one), the amplifier has typically 9.5 KHz GBWP (Gain Bandwidth Product). Unity gain can be used with a simple compensation circuit, which also allows capacitive loads of up to 300 pF to be driven, as described in the Application Notes section.

For compact assembly the LMC6442 is available in the MSOP 8 pin package, about one half the size required by the SOIC 8 pin package. 8 pin DIP and 8 pin SOIC are also available.

Features

(Typical, $V_S = 2.2V$)

- Output Swing to within 30 mV of supply rail
- High voltage gain
- Gain Bandwidth Product
- Guaranteed for:
- Low Supply Current
- Input Voltage Range
- 2.1 µW/Amplifier
- Stable for $A_V \ge +2$ or $A_V \le -1$

Applications

- Portable instruments
- Smoke/gas/CO/fire detectors
- Pagers/cell phones
- Instrumentation
- Thermostats
- Occupancy sensors
- Cameras
- Active badges

Connection Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	2 kV
Differential Input Voltage	±Supply Voltages
Voltage at Input/Output Pin	$(V^+) + 0.3V, (V^-) - 0.3V$
Supply Voltage (V ⁺ – V ⁻):	16V
Current at Input Pin (Note 10)	±5 mA
Current at Output Pin(Notes 3, 7)	±30 mA
Lead Temp. (soldering 10 sec)	260°C
Storage Temp. Range:	–65°C to +150°C
Junction Temp. (Note 4)	150°C

Operating Ratings(Note 1)

Supply Voltage	$1.8V \le V_S \le 11V$
Junction Temperature	$-40^{\circ}C < T_{J} < +85^{\circ}C$
Range: LMC6442AI, LMC6442I	
Thermal Resistance (θ_{JA})	
M Package, 8-pin Surface	193°C/W
Mount	
MSOP Package	235°C/W
N Package, 8-pin Molded	115°C/W
DIP	

2.2V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 2.2V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 1 \text{ M}\Omega$ to V⁺/2. **Boldface** limits apply at the temperature extremes.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
$ \begin{array}{c c c c c c c } \hline V_{OS} & Input Offset Voltage & & & & & & & & & & & & & & & & & & &$	DC Elec	trical Characteristics					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{os}	Input Offset Voltage		-0.75	±3 ±4	±7 ±8	mV max
$ \begin{array}{c c c c c c c c c } \hline I_B & Input Bias Current & (Note 14) & 0.005 & 4 & 4 & r \\ \hline I_{OS} & Input Offset Current & (Note 14) & 0.0025 & 2 & 2 & r \\ \hline I_{OS} & Common Mode Rejection & -0.1V \leq V_{CM} \leq 0.5V & 92 & 67 & 67 & 67 & 67 & 67 & 67 & 67 & 6$	TCV _{os}	Temp. coefficient of input offset voltage		0.4			µV/°C
$\begin{tabular}{ c c c c c c } \hline I_{OS} & I_{OVE}	I _B	Input Bias Current	(Note 14)	0.005	4	4	pA max
$ \begin{array}{ c c c c c c c } \hline CMRR & Common Mode Rejection Ratio & -0.1 V \leq V_{CM} \leq 0.5 V & 92 & 67 & 67 & 67 & dE \\ \hline Ratio & Common Mode Input Capacitance & & & & & & & & & & & & & & & & & & &$	l _{os}	Input Offset Current	(Note 14)	0.0025	2	2	pA max
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CMRR	Common Mode Rejection Ratio	$-0.1V \le V_{CM} \le 0.5V$	92	67 67	67 67	dB min
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C _{IN}	Common Mode Input Capacitance		4.7			pF
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PSRR	Power Supply Rejection Ratio	$V_{\rm S} = 2.5 \text{ V to } 10 \text{V}$	95	75 75	75 75	dB min
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c } \hline \end{tabular} \\ \hline \e$	V _{CM}	Input Common-Mode Voltage Range	CMRR > 50 dB	1.3	1.05 0.95	1.05 0.95	V min
$ \begin{array}{c c c c c c c c c } A_V & \mbox{Large Signal Voltage Gain} & \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				-0.3	-0.2 0	-0.2 0	V max
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	A _V	Large Signal Voltage Gain	Sourcing (Note 11)	100			dP
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			Sinking(Note 11)	94			min
$ V_{O} = 0 \text{ Output Swing} \qquad \begin{array}{c c c c c c } V_{1D} &= 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.18 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 2.15 & 2.15 & 2.15 & 100 \text{ mV (Note 13)} & 100 \text{ mV (Note 13)} & 100 \text{ mV (Note 13)} & 100 \text{ mV (Note 12, 13)} & 100 \text{ mV (Note 13)} & 100 mV ($			$V_{\rm O} = 0.22$ V to 2V	103	80	80	
$\begin{tabular}{ c c c c c c c c c c } \hline V_{1D} &= -100 \mbox{ mV (Note 13)} & 22 & 60 & 60 & 60 & 60 & 70 & 70 & 70 & 70$	Vo	Output Swing	V _{ID} = 100 mV (Note 13)	2.18	2.15 2.15	2.15 2.15	V min
$\begin{tabular}{ c c c c c c c c c c c } \hline I_{SC} & Output Short Circuit Current & Sourcing, V_{ID} = 100 \mbox{ mV} & 50 & 18 & 18 & & & & & & & & & & & & & & &$			$V_{ID} = -100 \text{ mV}$ (Note 13)	22	60 60	60 60	mV max
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	I _{SC}	Output Short Circuit Current	Sourcing, V _{ID} = 100 mV (Notes 12, 13)	50	18 17	18 17	μA
$\begin{array}{ c c c c c }\hline I_S & Supply Current (2 amplifiers) & R_L = open & 1.90 & 2.4 & 2.6 \\ \hline & & 3.0 & 3.2 \\ \hline V^+ = 1.8V, R_L = open & 2.10 & & & \\ \hline & & & & & & \\ \hline & & & & & & \\ \hline & & & &$			Sinking, $V_{ID} = -100 \text{ mV}$ (Notes 12, 13)	50	20 19	20 19	min
$V^+ = 1.8V, R_L = open$ 2.10 AC Electrical Characteristics	ا _s	Supply Current (2 amplifiers)	R _L = open	1.90	2.4 3.0	2.6 3.2	μΑ
AC Electrical Characteristics			$V^{+} = 1.8V, R_{L} = open$	2.10			max
	AC Elec	trical Characteristics			-		
SR Slew Rate (Note 8) 2.2 V	SR	Slew Rate (Note 8)		2.2			V/ms

2.2V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 2.2V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 1 M\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units	
AC Electrical Characteristics							
GBWP	Gain-Bandwidth Product		9.5			KHz	
φ _m	Phase Margin	(Note 15)	63			Degree	

5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 1 M\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
DC Elec	trical Characteristics	•				1
V _{os}	Input Offset Voltage		-0.75	±3 ±4	±7 ±8	mV max
TCV _{OS}	Temp. coefficient of input offset voltage		0.4			µV/°C
Ι _Β	Input Bias Current	(Note 14)	0.005	4	4	pA max
I _{os}	Input Offset Current	(Note 14)	0.0025	2	2	pA max
CMRR	Common Mode Rejection Ratio	$-0.1V \le V_{CM} \le 3.5V$	102	70 70	70 70	dB min
C _{IN}	Common Mode Input Capacitance		4.1			pF
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 2.5 V to 10V	95	75 75	75 75	dB min
V _{CM}	Input Common-Mode Voltage Range		4.1	3.85 3.75	3.85 3.75	V min
		CMRR ≥ 50 dB	-0.4	-0.2 0	-0.2 0	V max
A _V	Large Signal Voltage Gain	Sourcing (Note 11)	100			
		Sinking (Note 11)	94			dB min
		$V_{\rm O} = 0.5 V$ to 4.5 V	103	80	80	
Vo	Output Swing	V _{ID} = 100 mV (Note 13)	4.99	4.95 4.95	4.95 4.95	V min
		V _{ID} = -100 mV (Note 13)	20	50 50	50 50	mV max
I _{sc}	Output Short Circuit Current	Sourcing, V _{ID} = 100 mV (Notes 12, 13)	500	300 200	300 200	μA
		Sinking, $V_{ID} = -100 \text{ mV}$ (Notes 12, 13)	350	200 150	200 150	min
I _S	Supply Current (2 amplifiers)	R _L = open	1.90	2.4 3.0	2.6 3.2	μA max
AC Elec	trical Characteristics		I			
SR	Slew Rate (Note 8)		4.1	2.5	2.5	V/ms
GBWP	Gain-Bandwidth Product		10			KHz
φ _m	Phase Margin	(Note 15)	64			Degree
THD	Total Harmonic Distortion	$\begin{array}{l} A_{V} = +2, f = 100 \; Hz, \\ R_{L} = 10 M\Omega, V_{OUT} = 1 \; Vpp \end{array}$	0.08			%

LMC6442

10V Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, V⁺ = 10V, V⁻ = 0V, V_{CM} = V_O = V ⁺/2, and R_L = 1 M Ω to V⁺/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
DC Elec	ctrical Characteristics		1			
V _{os}	Input Offset Voltage		-1.5	±3 ±4	±7 ±8	mV max
TCV _{OS}	Temp. coefficient of input offset voltage		0.4			µV/°C
I _B	Input Bias Current	(Note 14)	0.005	4	4	pA max
I _{os}	Input Offset Current	(Note 14)	0.0025	2	2	pA max
CMRR	Common Mode Rejection Ratio	$-0.1V \le V_{CM} \le 8.5V$	105	70 70	70 70	dB min
C _{IN}	Common Mode Input Capacitance		3.5			pF
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 2.5 V to 10V	95	75 75	75 75	dB min
V _{CM}	Input Common-Mode Voltage Range		9.1	8.85 8.75	8.85 8.75	V min
		CMRR ≥ 50 dB	-0.4	-0.2 0	-0.2 0	V max
A _V	Large Signal Voltage Gain	Sourcing (Note 11)	120			
		Sinking (Note 11)	100			aB min
		$V_{\rm O} = 0.5 V$ to 9.5V	104	80	80	
Vo	Output Swing	V _{ID} = 100 mV (Note 13)	9.99	9.97 9.97	9.97 9.97	V min
		$V_{ID} = -100 \text{ mV}(\text{Note } 13)$	22	50 50	50 50	mV max
I _{SC}	Output Short Circuit Current	Sourcing, V _{ID} = 100 mV (Notes 12, 13)	2100	1200 1000	1200 1000	μA
		Sinking, $V_{ID} = -100 \text{ mV}$ (Notes 12, 13)	900	600 500	600 500	min
I _S	Supply Current (2 amplifiers)	R _L = open	1.90	2.4 3.0	2.6 3.2	μA max
AC Ele	ctrical Characteristics		ł			
SR	Slew Rate(Note 8)		4.1	2.5	2.5	V/ms
GBWP	Gain-Bandwidth Product		10.5			KHz
φ _m	Phase Margin	(Note 15)	68			Degree
e _n	Input-Referred Voltage Noise	$R_{L} = open$ f = 10 Hz	170			nV/√Hz
İn	Input-Referred Current Noise	$R_{L} = open$ f = 10 Hz	0.0002			pA/√Hz
-	Creastally Dejection	(Note 0)	85			dD

Electrical Characteristics (continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis unless otherwise specified.

Note 7: Do not short circuit output to V⁺, when V⁺ is greater than 13V or reliability will be adversely affected.

Note 8: Slew rate is the slower of the rising and falling slew rates.

Note 9: Input referred, V⁺ = 10V and R_L = 10 M Ω connected to 5V. Each amp excited in turn with 1 KHz to produce about 10 Vpp output.

- Note 10: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.
- Note 11: R_L connected to V⁺/2. For Sourcing Test, V_O > V⁺/2. For Sinking tests, V_O < V⁺/2.
- Note 12: Output shorted to ground for sourcing, and shorted to V+ for sinking short circuit current test.

Note 13: V_{ID} is differential input voltage referenced to inverting input.

Note 14: Limits guaranteed by design.

Note 15: See the Typical Performance Characteristics and Application Notes sections for more details.



Total Supply Current vs Supply Voltage



Total Supply Current vs Supply Voltage (Negative Input Overdrive)



Total Supply Current vs Supply Voltage (Positive Input Overdrive)



Input Bias Current vs Temperature



Offset Voltage vs Common Mode Voltage ($V_S = 2.2V$)



Offset Voltage vs Common Mode Voltage $(V_s = 5V)$











12

104

V_{OUTMAX} (V)

Typical Performance Characteristics $V_s = 5V$, Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified (Continued)



= 100k

= 2 M

Ŕ

٢Ľ = 1 M

 $R_{i} = 10M$

10 11 12

DS100064-23







PSRR vs Frequency





+ 0.5V

2 3 4 5 6 7 8 9

Supply Voltage (V)

Positive Slew Rate vs Supply Voltage

VOUT 10

Phase Margin

(Worst Case)

80

70

60

50 0

30

20

РМ 40

vs Supply Voltage



Negative Slew Rate vs Supply Voltage

10

100

Frequency (Hz)

10k

DS100064-34

1k

CMRR vs Frequency

110

100

90

80

70

60

50

40 30

20

1

CMRR (dB)



Cross-Talk Rejection vs Frequency



Typical Performance Characteristics $V_s = 5V$, Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified (Continued)







10 9

8

7

6

5

4 3 2

1

0

10

V_{OUT} (V_{PP})



THD+N

10MΩ to

1k

Frequency (Hz)

10k

DS100064-53

THD+N vs Frequency



Small Signal Step Response



Small Signal Step Response (A_V = – 1) (C_L=1M Ω II 100 pF, 200

100



Small Signal Step Response $(A_v = +1)$ For Various C_L



Typical Performance Characteristics $V_s = 5V$, Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified (Continued)

specified (Continued)



Applications Information

Using LMC6442 in unity gain applications: LMC6442 is optimized for maximum bandwidth and minimal external components when operating at a minimum closed loop gain of +2 (or -1). However, it is also possible to operate the device in a unity gain configuration by adding external compensation as shown in Figure 1:



FIGURE 1. A_v = +1 Operation by adding C_c and R_c

Using this compensation technique it is possible to drive capacitive loads of up to 300 pF without causing oscillations (see the Typical Performance Characteristics for step response plots). This compensation can also be used with other gain settings in order to improve stability, especially when driving capacitive loads (for optimum performance, $R_{\rm c}$ and $C_{\rm c}$ may need to be adjusted).

Using "T" Network:

Compromises need to be made whenever high gain inverting stages need to achieve a high input impedance as well. This is especially important in low current applications which tend to deal with high resistance values. Using a traditional inverting amplifier, gain is inversely proportional to the resistor value tied between the inverting terminal and input while the input impedance is equal to this value. For example, in order to build an inverting amplifier with an input impedance of 10M Ω and a gain of 100, one needs to come up with a feedback resistor of 1000M Ω -an expensive task.

An alternate solution is to use a "T" Network in the feedback path, as shown in Fig. 2.

Closed loop gain, $A_{\rm V}$ is given by:

$$A_{V} = -\frac{R^{2}}{R2} \bullet \left(\frac{2}{R} + \frac{1}{R1}\right)$$



FIGURE 2. "T" Network Used to Replace High Value Resistor

It must be noted, however, that using this scheme, the realizable bandwidth would be less than the theoretical maximum. With feedback factor, β , defined as:

$$\beta \cong \frac{R2}{R2+R} \bullet \frac{R1}{R1+R}$$
 for R2 >> R1

$BW(-3 dB) \approx GBWP \bullet \beta$

In this case, assuming a GBWP of about 10 KHz, the expected BW would be around 50 Hz (vs 100 Hz with the conventional inverting amplifier).

Looking at the problem from a different view, with R_F defined by $A_V^{\bullet}Rin$, one could select a value for R in the "T" Network and then determine R1 based on this selection:





Applications Information (Continued)

For convenience, Fig. 3 shows R1 vs ${\sf R}_{\sf F}$ for different values of R.

Design Considerations for Capacitive Loads: As with many other opamps, the LMC6442 is more stable at higher closed loop gains when driving a capacitive load. Figure 4 shows minimum closed loop gain versus load capacitance, to achieve less than 10% overshoot in the output small signal response. In addition, the LMC6442 is more stable when it provides more output current to the load and when its output voltage does not swing close to V⁻.

The LMC6442 is more tolerant to capacitive loads when the equivalent output load resistance is lowered or when output voltage is 1V or greater from the V⁻ supply. The capacitive load drive capability is also improved by adding an isolating resistor in series with the load and the output of the device. Figure 5 shows the value of this resistor for various capacitive loads ($A_V = -1$), while limiting the output to less than 10 % overshoot.

Referring to the Typical Performance Characteristics plot of Phase Margin (Worst Case) vs Supply Voltage, note that Phase Margin increases as the equivalent output load resistance is lowered. This plot shows the expected Phase Margin when the device output is very close to V⁻, which is the least stable condition of operation. Comparing this Phase Margin value to the one read off the Open Loop Gain/Phase vs Frequency plot, one can predict the improvement in Phase Margin if the output does not swing close to V⁻. This dependence of Phase Margin on output voltage is minimized as long as the output load, R_L , is about 1M Ω or less.

Output Phase Reversal: The LMC6442 is immune against this behavior even when the input voltages exceed the common mode voltage range.

Output Time Delay: Due to the ultra low power consumption of the device, there could be as long as 2.5 ms of time delay from when power is applied to when the device output reaches its final value.



FIGURE 4. Minimum Operating Gain vs Capactive Load



FIGURE 5. Isolating Resistor Value vs Capactive Load



Ordering Information

Package	Temperature Range					
	Industrial -40°C to +85°C	Military –55°C to +125°C	Drawing	Supplied AS	Package Marking	
8-pin SO-8	LMC6442AIM, LMC6442IM	-	M08A	Rails		
	LMC6442AIMX, LMC6442IMX	-	M08A	2.5K Tape and Reel	LMC6442AIM LMC6442IM	
MSOP	LMC6442AIMM, LMC6442AIMMX, LMC6442IMM, LMC6442IMMX	-	MUA08A	Rails	A08A	
	LMC6442AIMMX, LMC6442IMMX	-	MUA08A	3K Tape and Reel	AUOA	
8-pin DIP	LMC6442AIN, LMC6442IN	-	N08E	Rails	LMC6442AIN, LMC6442IN	
8-pin CDIP	-	5962-9761301QPA	J08A	Rails	LMC6442AMJ-QML 5962-976130IQPA	
10-pin SO	-	5962-9761301QXA	WG10A	Trays	LMC6442AMWG-Q 9761301QXA	





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.