

www.ti.com


SCES481C-AUGUST 2003-REVISED APRIL 2008

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

FEATURES

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operates From 2 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.2 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C

DESCRIPTION/ORDERING INFORMATION



The SN74LVC74A-Q1 dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAG	6E ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
40°C to 125°C	SOIC – D	Reel of 2500	SN74LVC74AQDRQ1	LVC74AQ		
–40°C to 125°C	TSSOP – PW	Reel of 2000	SN74LVC74AQPWRQ1	LVC74AQ		

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS


www.ti.com

SCES481C-AUGUST 2003-REVISED APRIL 2008

INP	UTS		OUT	PUTS							
CLR	CLK	D	Q	Q							
Н	Х	Х	Н	L							
L	Х	Х	L	н							
L	Х	Х	H ⁽¹⁾	H ⁽¹⁾							
Н	↑	н	н	L							
Н	↑	L	L	н							
Н	L	Х	Q ₀								
	INP CLR H L L H H	INPUTS CLR CLK H X L X L X H ↑ H ↑	INPUTS CLR CLK D H X X L X X L X X H ↑ H H ↑ H H ↑ L	\overline{CLR} CLK D Q HXXHLXXLLXXH^{(1)}H \uparrow HHH \uparrow LLH \uparrow LC							

(1) This configuration is nonstable; that is, it does not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.

LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



FUNCTION TABLE

2

Copyright © 2003–2008, Texas Instruments Incorporated



SCES481C-AUGUST 2003-REVISED APRIL 2008

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	6.5	V
VI	Input voltage range ⁽²⁾			-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾			-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0			-50	mA
I _{OK}	Output clamp current	V _O < 0			-50	mA
I _O	Continuous output current				±50	mA
	Continuous current through V_{CC} or GND				±100	mA
0	Deckage thermal impedance (4)	D package			86	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	PW package			113	-0/00
T _{stg}	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltogo	Operating	2	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		v
V_{IH}	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
	High-level output current	$V_{CC} = 2.7 V$		-12	mA
I _{OH}	nigh-level oulput current	$V_{CC} = 3 V$		-24	ШA
	Low-level output current	$V_{CC} = 2.7 V$		12	mA
IOL		$V_{CC} = 3 V$		24	ШA
Δt/Δv	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature	Q suffix	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

3

SCES481C-AUGUST 2003-REVISED APRIL 2008

www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT		
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2				
V _{OH}	1. 10 m/	2.7 V	2.2		V		
	$I_{OH} = -12 \text{ mA}$	3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2.2				
	I _{OL} = 100 μA	2.7 V to 3.6 V		0.2			
V _{OL}	I _{OL} = 12 mA	2.7 V		0.4	V		
	I _{OL} = 24 mA	3 V		0.55			
l _l	$V_1 = 5.5 \text{ V or GND}$	3.6 V		±5	μA		
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		10	μA		
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500	μA		
C _i	$V_1 = V_{CC} \text{ or } GND$	3.3 V		5	pF		

(1) All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} =	2.7 V	V _{CC} = ± 0.	UNIT		
			MIN MAX		MIN	MAX		
f _{clock}	Clock frequency			83		100	MHz	
+	Pulse duration	PRE or CLR low	3.3		3.3		20	
t _w		CLK high or low	3.3		3.3		ns	
1	Setup time before CLKA	Data	3.4		3		20	
t _{su}	Setup time before CLK↑	PRE or CLR inactive	2.2		2		ns	
t _h	Hold time, data after CLK↑		1		1		ns	

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	UNIT		
		(14-01)	(001F01)	MIN	MAX	MIN	MAX	
f _{max}				83		100		MHz
+		CLK	Q or Q		6	1	5.2	20
t _{pd}	PRE or CLR			6.4	1	5.4	ns	

Operating Characteristics

 $T_A = 25^{\circ}C$

4

	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	f = 10 MHz	47	51	pF


SN74LVC74A-Q1

TEXAS INSTRUMENTS

www.ti.com


SCES481C-AUGUST 2003-REVISED APRIL 2008

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

N.	INF	PUTS	N	N/	•		N
V _{CC}	VI	t _r /t _f	VM	V _{LOAD}	CL	RL	\mathbf{v}_{Δ}
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- D. The outputs are measured one at a time, with one transition per
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. $t_{PLH} \, \text{and} \, t_{PHL} \, \text{are the same as} \, t_{pd}.$
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVC74AQDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74AQ	Samples
SN74LVC74AQPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74AQ	Samples
SN74LVC74AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC74A-Q1 :

• Catalog: SN74LVC74A

Enhanced Product: SN74LVC74A-EP

Military: SN54LVC74A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC74AQPWRG4Q 1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC74AQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

21-Feb-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC74AQPWRG4Q1	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74LVC74AQPWRQ1	TSSOP	PW	14	2000	853.0	449.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated