

# HIGH SPEED, 100V, SELF OSCILLATING 50% DUTY CYCLE, FULL-BRIDGE DRIVER

#### **Features**

- Simple primary side control solution to enable full-bridge DC-Bus Converters for 48V distributed systems with reduced component count and board space.
- Frequency and dead time set by two external components
- Maximum 500KHz per channel output with 50% duty cycle
- Adjustable dead time 50nsec ~ 200nsec
- Floating channel designed for bootstrap operation up to +100Vdc
- High and low side pulse width matching to +/- 25nsec
- Overcurrent protection with adjustable hiccup period.
- Undervoltage lockout and internal soft start
- Part also available leadfree

#### **Product Summary**

V <sub>CC (max)</sub> V <sub>offset(max)</sub>	25V 100Vdc
High/low side	
output freq (f <sub>osc</sub> )	500kHz
Output Current (I <sub>O</sub> )	+/-1.2A
High/low side pulse	
edge matching	+/- 25ns


#### **Description**

The IR2086S(PbF) is a self oscillating full-bridge controller and driver IC with 50% duty cycle ideally suited for 36V-75V full-bridge DC Bus Converters.

Dead time can be controlled through proper selection of  $C_T$  and can range from 50 to 200nsec. Internal soft start increases pulse width on power up and maintains equal pulse widths for the high and low outputs throughout the start up cycle. Undervoltage lockout prevents operation if Vcc is less than 7.5 Vdc. Over current shutdown occurs when the voltage on the Cs pin exceeds 200mV. Restart after overcurrent trip can be delayed by adjusting the external capacitor. The delay time ranges from 10 $\mu$ s to 1s.

#### **Package**





#### **Absolute Maximum Ratings**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 12V,  $C_L$  = 1000 pF, and  $T_A$  = 25°C unless otherwise specified. Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. All currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
V <sub>CC</sub>	Low side supply voltage	-0.3	25		
V <sub>B1,2</sub>	High side floating supply voltage		-0.3	150	
V <sub>S1,2</sub>	High side floating supply offset voltage		V <sub>B1,2</sub> - 25	V <sub>B1,2</sub> + 0.3	
VHO1,2	High side floating output voltage		V <sub>B1,2</sub> - 0.3	V <sub>B1,2</sub> + 0.3	Vdc
V <sub>LO1,2</sub>	Low side output voltage		-0.3	V <sub>CC</sub> + 0.3	
VcT	CT pin voltage	-0.3	V <sub>CC</sub> + 0.3		
V <sub>CS</sub>	Cs pin voltage	-0.3	V <sub>CC</sub> + 0.3		
VDELAY	Delay pin voltage	-0.3	V <sub>CC</sub> + 0.3		
dV <sub>S</sub> /dt	Allowable offset voltage slew rate		-50	+50	V/ns
Icc	Supply current		_	40	mA
PD	Package power dissipation	(16-lead SOIC)	_	1.0	W
RthJA	Thermal resistance, junction to ambient	(16-lead SOIC)	_	200	°C/W
TJ	Junction temperature		-55	150	
Ts	Storage temperature	-55	150	°C	
TL	Lead temperature (soldering, 10 seconds)	_	300		

#### **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units	
V <sub>B1,2</sub>	High side floating supply voltage	9.5	15		
V <sub>S1,2</sub>	Steady state high side floating supply offset voltage	-5	100	Vdc	
V <sub>CC</sub>	Supply voltage	9.5	15		
Icc	CC Supply current		1	mA	
R <sub>T</sub>	Timing resistor	10	100	Kohms	
C <sub>T</sub>	Timing capacitor	47	1000	pF	
fmax	fmax Operating frequency (per channel)		500	KHz	
Tj	Junction temperature	-40	125	°C	

Note1: Care should be taken to avoid output switching conditions where the Vs node flies inductively below ground by more than 5V.

 $\label{eq:Dynamic Electrical Characteristics} $$V_{BIAS}\left(V_{CC},\,V_{BS}\right) = 12V,\,C_L = 1000\ pF,\,and\,T_A = 25^{\circ}C\ unless otherwise\ specified.$ 


Symbol	Definition	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	
tr	Turn-on rise time	_	40	60		V - 0V	
tf	Turn-off fall time	_	20	30	nsec	$V_S = 0V$	
fout	Per channel output frequency	440	500	580	KHz	Ct=100pF,	
tdt	High/low output dead time	50	_	_		Rt=10Kohm	
PM	High/low pulse width matching	_	_	25	nsec	V <sub>S</sub> = 0V ~ 100V	
t <sub>dcs</sub>	Overcurrent shut down delay	_	200	_			
<sup>t</sup> restart	Overcurrent restart delay	_	0.5	_	sec	Vcc =15V, Cd=100nF	

#### **Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 12V,  $C_L$  = 1000 pF and  $T_A$  = 25°C unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V <sub>OH1,2</sub>	High level output voltage, (V <sub>BIAS</sub> - V <sub>O</sub> )	_	_	1.5		
V <sub>OL1,2</sub>	Low level output voltage	_	_	0.1	V	
lleak	Offset supply leakage current	_	_	50		
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	_	_	150	μA	
IQCC	Quiescent V <sub>CC</sub> supply current	_	_	1.75	mA	
V <sub>CS+</sub>	Overcurrent shutdown threshold	200	270	350	mV	
U <sub>VCC+</sub>	Undervoltage positive going threshold	6.5	7.25	8.0	V	
U <sub>VCC</sub> -	Undervoltage negative going threshold	6.0	6.8	7.7		
I <sub>O+</sub>	Output high short circuit current	_	1.2	_	Α	
I <sub>O-</sub>	Output low short circuit current	_	1.2	_	, ,	

### **Functional Block Diagrams**



#### **Lead Definitions**

#### **Lead Assignments**

Symbol	Description			U	]
VCC	Supply	1	n/c IR2	VB1 2086S	16
COM1,2	Supply return	2	cs	HO1	15
VB1,2	High side floating supply	3	DELAY	VS1	14
VS1,2	Floating supply return	4	СТ	COM2	13
HO1,2	High side output	5	СОМ1	LO2	12
LO1,2	Low side output	6	L01	VS2	11
CT	Oscillator Input	7	vcc	HO2	10
CS	Current sense input	8	n/c	VB2	9
DELAY	Over current restart delay				

#### **Detailed Pin Description**

**Cs:** The input pin to the overcurrent comparator. Exceeding the overcurrent threshold value specified in "Static Electrical Parameters" Section will terminate output pulses. A new soft start cycle will commence after the expiration of the programmed delay time at DELAY pin.

**DELAY:** Delay programming pin for restart after overcurrent condition. A capacitor connected to this pin will determine the delay form the over current trip to the beginning of a new soft start cycle. The delay time ranges from 10us to 1s, and is set according to:

$$t_d \approx \frac{C_d V_{cc}}{2uA} + 10us$$

**CT:** The oscillator-programming pin. Only two components are required to program the internal oscillator frequency: a resistor connected between the Vcc pin and the CT pin, and a capacitor connected from the CT pin to GND. The approximate oscillator frequency is determined by the following simple formula:

$$f_{osc} = 1 / (2 \cdot R_T \cdot C_T)$$

Where frequency is in Hertz (Hz),  $R_{_T}$  resistance in Ohms ( $\Omega$ ) and  $C_{_T}$  capacitance in Farads (F). The recommended range of timing resistors is between  $10k\Omega$  and  $100k\Omega$  and range of time capacitances is between 47pF and 470pF. The timing resistors less than  $10k\Omega$  should be avoided.

The value of the timing capacitor determines the amount of dead time between the two output drivers: lower the CT, shorter the dead time and vice versa. It is not recommended to use a timing capacitor below 47pF. For best performance, keep the time components as close as possible to the IR2086S. Separated ground and Vdd traces to the timing components are encouraged.

#### **Detailed Pin Description continued**

**COM1, COM2**: Signal ground and power ground for all functions. Due to high current and high frequency operation, a low impedance circuit board ground plane is highly recommended.

**HO1, HO2, LO1, LO2**: High side and low side gate drive pins. The high and low side drivers can directly drive the gate of a power MOSFET. The drivers are capable of 1A peak source and sink currents. It is recommended that the high and low drive pins be very close to the gates of the high side and low side MOSFETs to prevent any delay and distortion of the drive signals.

**Vb1, Vb2:** High side power input connection. The high side supplies are derived from bootstrap circuits using low-leakage Schottky diodes and ceramic capacitors. To prevent noise, the Schottky diodes and bypass capacitors should be very close to the IR2086S.

Vs1, Vs2: The high side power return connection. Vs should be connected directly to the source terminal of high side MOSFET with a trace as short as possible.


**Vcc**: The IC bias input connection for the device. Although the quiescent Vcc current is very low, total supply current will be higher, depending on the gate charge of the MOSFETs connected to the HO and LO pins, and the programmed oscillator frequency, Total Vcc current is the sum of quiescent Vcc current and the average current at HO and LO. Knowing the operating frequency and the MOSFET gate charge (Qg) at selected Vcc voltage, the average current to drive four power MOSFETs in full-bridge configuration can be calculated from:


lave = 4 x Qg X fosc

(Note that fosc is equal to the frequency per channel.)

To prevent noise problem, a bypass ceramic capacitor connected to Vcc and COM1 / COM2 should be placed as close as possible to the IR2086S.

IR2086S has an under voltage lookout feature for the IC bias supply, Vcc. The minimum voltage required on Vcc to make sure that IC will work within specifications must be higher than 8.5V (9.5V minimum Vcc is recommended to prevent asymmetrical gates signals on HO and LO pins that are expected when Vcc is between 7.5V and 8.5V).








Fig. 3 Dead Time vs Temp






Fig. 4 Over Current Restart Delay Time vs Temp (Vcc = 15V)

#### **Case outlines**



#### LEADFREE PART MARKING INFORMATION



#### ORDERING INFORMATION

PKG DESIG	PART NUMBER	LEADFREE PART NUMBER	PIN COUNT	PARTS PER TUBE	PARTS PER REEL
S	IR2086S	IR2086SPbF	16	45	
S	IR2086STR	IR2086STRPbF	16		2500



WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105

This product has been designed and qualified for the industrial market http://www.irf.com/ Data and specifications subject to change without notice. 12/19/2006