
- Initial Accuracy
 ±4 mV for LT1004-1.2
 ±20 mV for LT1004-2.5
- Micropower Operation
- Operates up to 20 mA
- Very Low Reference Impedance
- Applications:
 - Portable Meter Reference
 - Portable Test Instruments
 - Battery-Operated Systems
 - Current-Loop Instrumentation


description/ordering information

The LT1004 micropower voltage reference is a two-terminal band-gap reference diode designed to provide high accuracy and excellent temperature characteristics at very low operating currents. Optimizing the key parameters in the design, processing, and testing of the device results in specifications previously attainable only with selected units.



SLVS022M - JANUARY 1989 - REVISED MAY 2008

NC – No internal connection Terminals 6 and 8 are internally connected.



NC – No internal connection

The LT1004 is a pin-for-pin replacement for the LM285 and LM385 series of references, with improved specifications. It is an excellent device for use in systems in which accuracy previously was attained at the expense of power consumption and trimming.

The LT1004C is characterized for operation from 0° C to 70° C. The LT1004I is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

SLVS022M – JANUARY 1989 – REVISED MAY 2008

description/ordering information (continued)

T _A	V _Z TYP	PACKA	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			Tube of 75	LT1004CD-1-2	10.10
	4.0.1	SOIC (D)	Reel of 2500	LT1004CDR-1-2	4C-12
	1.2 V	T0000 (DI4)	Tube of 150	LT1004CPW-1-2	10.10
		TSSOP (PW)	Reel of 2000	LT1004CPWR-1-2	4C-12
0°C to 70°C			Tube of 75	LT1004CD-2-5	10.05
	2.5 V	SOIC (D)	Reel of 2500	LT1004CDR-2-5	4C-25
		T0000 (DI4)	Tube of 150	LT1004CPW-2-5	10.05
		TSSOP (PW)	Reel of 2000	LT1004CPWR-2-5	4C-25
			Tube of 75	LT1004ID-1-2	41.40
	4.0.1	SOIC (D)	Reel of 2500	LT1004IDR-1-2	41-12
	1.2 V	T0000 (DI4)	Tube of 150	LT1004IPW-1-2	41.40
–40°C to 85°C		TSSOP (PW)	Reel of 2000	LT1004IPWR-1-2	4I-12
-40°C 10 85°C			Tube of 75	LT1004ID-2-5	41.05
	2.5 V	SOIC (D)	Reel of 2500	LT1004IDR-2-5	41-25
	2.5 V	TSSOP (PW)	Tube of 150	LT1004IPW-2-5	41-25
		1330F (FW)	Reel of 2000	LT1004IPWR-2-5	41-20

ORDERING INFORMATION[†]

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


symbol





SLVS022M - JANUARY 1989 - REVISED MAY 2008

schematic



NOTE A: All component values shown are nominal.



SLVS022M - JANUARY 1989 - REVISED MAY 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Reverse current, I _R Forward current, I _F		
Package thermal impedance, θ_{JA} (see Notes 1 and 2):		
	PW package 149	
Operating virtual junction temperature, T _J	• • •	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds	260°C
Storage temperature range, T _{stg}	–65°C to	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	MAX	UNIT
т		LT1004C	0	70	°C
IA	Operating free-air temperature	LT1004I	-40	85	-0

electrical characteristics at specified free-air temperature

DADAMETED		TEST		- +	Ľ	Г1004-1.	2	LT	1004-2.	5		
	PARAMETER	CONDITIONS	T _A ‡		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
			2	25°C	1.231	1.235	1.239	2.48	2.5	2.52		
Vz	Reference voltage	I _Z = 100 μA	Full	LT1004C	1.225		1.245	2.47		2.53	V	
			range	LT1004I	1.225		1.245	2.47		2.53		
a	Average	I _Z = 10 μA		500		20					100	
α_{V_Z}	temperature coefficient of reference voltage§	I _Z = 20 μA	2	25°C					20		ppm/°C	
		L L (min) to 1 m A	2	25°C			1			1		
AN7	Change in reference voltage	$I_Z = I_Z(min)$ to 1 mA	Full range				1.5			1.5	mV	
ΔV_Z	with current	1 m 4 to 00 m 4	1 m 4 to 20 m 4 25°C				10			10	mv	
		$I_Z = 1 \text{ mA to } 20 \text{ mA}$	Ful	l range			20			20		
$\Delta V_Z / \Delta t$	Long-term change in reference voltage	I _Z = 100 μA	2	25°C		20			20		ppm/khr	
l _Z (min)	Minimum reference current		Ful	Full range		8	10		12	20	μA	
_	Defense investore	1 100 1	2	25°C		0.2	0.6		0.2	0.6	0	
ZZ	Reference impedance	I _Z = 100 μA	Full range		1.5			1.5		Ω		
V _n	Broadband noise voltage	I _Z = 100 μA, f = 10 Hz to 10 kHz	2	25°C		60			120		μV	

[‡] Full range is 0°C to 70°C for the LT1004C and –40°C to 85°C for the LT1004I.

§ The average temperature coefficient of reference voltage is defined as the total change in reference voltage divided by the specified temperature range.



SLVS022M - JANUARY 1989 - REVISED MAY 2008


TYPICAL CHARACTERISTICS

Table of Graphs

GRAPH TITLE	FIGURE
LT1004x-1.2	
Reverse current vs Reverse voltage	1
Reference-voltage change vs Reverse current	2
Forward voltage vs Forward current	3
Reference voltage vs Free-air temperature	4
Reference impedance vs Reference current	5
Noise voltage vs Frequency	6
Filtered output noise voltage vs Cutoff frequency	7
LT1004x-2.5	
Transient response	8
Reverse current vs Reverse voltage	9
Forward voltage vs Forward current	10
Reference voltage vs Free-air temperature	11
Reference impedance vs Reference current	12
Noise voltage vs Frequency	13
Filtered output noise voltage vs Cutoff frequency	14
Transient response	15




SLVS022M - JANUARY 1989 - REVISED MAY 2008



TYPICAL CHARACTERISTICS[†]




SLVS022M - JANUARY 1989 - REVISED MAY 2008



TYPICAL CHARACTERISTICS[†]




SLVS022M - JANUARY 1989 - REVISED MAY 2008



TYPICAL CHARACTERISTICS[†]




SLVS022M - JANUARY 1989 - REVISED MAY 2008



TYPICAL CHARACTERISTICS[†]



SLVS022M - JANUARY 1989 - REVISED MAY 2008









Figure 17. 0°C-to-100°C Linear-Output Thermometer



SLVS022M - JANUARY 1989 - REVISED MAY 2008












Figure 19. Low-Noise Reference







[†] Quiescent current \cong 15 μ A

[‡] Yellow Springs Inst. Co., Part #44007


NOTE A: This application compensates within $\pm 1^{\circ}$ C from 0°C to 60°C.






SLVS022M - JANUARY 1989 - REVISED MAY 2008

APPLICATION INFORMATION









Figure 23. High-Stability 5-V Regulator








Figure 24. Ground-Referenced Current Source







NOTE A: Output regulates down to 1.285 V for $I_0 = 0$.







Figure 27. Terminal Current Source With Low Temperature Coefficient



SLVS022M - JANUARY 1989 - REVISED MAY 2008



[†] R1 sets trip point, 60.4 k Ω per cell for 1.8 V per cell.






Figure 29. Variable-Voltage Supply





8-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
		2010		0	-	(2)	(6)	(3)		(4/5)	
LT1004CD-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		4C-12	Samples
LT1004CD-2-5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		4C-25	Samples
LT1004CDG4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4C-12	Samples
LT1004CDR-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		4C-12	Samples
LT1004CDR-2-5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		4C-25	Samples
LT1004CDRG4-2-5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4C-25	Samples
LT1004CPW-1-2	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4C-12	Samples
LT1004CPWR-1-2	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4C-12	Samples
LT1004CPWR-2-5	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4C-25	Samples
LT1004ID-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		4I-12	Samples
LT1004ID-2-5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		41-25	Samples
LT1004IDG4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4I-12	Samples
LT1004IDG4-2-5	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41-25	Samples
LT1004IDR-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4I-12	Samples
LT1004IDR-2-5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		41-25	Samples
LT1004IDRE4-2-5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41-25	Samples
LT1004IDRG4-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41-12	Samples



8-Jun-2017

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LT1004IPW-1-2	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4I-12	Samples
LT1004IPW-2-5	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41-25	Samples
LT1004IPWR-1-2	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4l-12	Samples
LT1004IPWR-2-5	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41-25	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

8-Jun-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LT1004CDR-1-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1004CDR-1-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1004CDR-2-5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1004CPWR-1-2	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LT1004CPWR-2-5	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LT1004IDR-1-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1004IDR-2-5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1004IPWR-1-2	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LT1004IPWR-2-5	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

15-Feb-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LT1004CDR-1-2	SOIC	D	8	2500	367.0	367.0	35.0
LT1004CDR-1-2	SOIC	D	8	2500	340.5	338.1	20.6
LT1004CDR-2-5	SOIC	D	8	2500	340.5	338.1	20.6
LT1004CPWR-1-2	TSSOP	PW	8	2000	367.0	367.0	35.0
LT1004CPWR-2-5	TSSOP	PW	8	2000	367.0	367.0	35.0
LT1004IDR-1-2	SOIC	D	8	2500	340.5	338.1	20.6
LT1004IDR-2-5	SOIC	D	8	2500	340.5	338.1	20.6
LT1004IPWR-1-2	TSSOP	PW	8	2000	367.0	367.0	35.0
LT1004IPWR-2-5	TSSOP	PW	8	2000	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated