

SBS 1.1-COMPLIANT GAS GAUGE and PROTECTION ENABLED WITH IMPEDANCE TRACK™

Check for Samples: bq20z95

FEATURES

- Next Generation Patented Impedance Track[™] **Technology Accurately Measures Available** Charge in Li-Ion and Li-Polymer Batteries
 - Better Than 1% Error Over Lifetime of the **Batterv**
- Supports the Smart Battery Specification • **SBS V1.1**
- Flexible Configuration for 2-Series to 4-Series Li-lon and Li-Polymer Cells
- Powerful 8-Bit RISC CPU With Ultra-Low **Power Modes**
- **Full Array of Programmable Protection Features**
 - Voltage, Current, and Temperature
- **Supports SHA-1 Authentication**
- **Complete Battery Protection and Gas Gauge** Solution in One Package
- Small 44-Pin TSSOP (DBT) Package

APPLICATIONS

- **Notebook PCs**
- Medical and Test Equipment
- **Portable Instrumentation**

DESCRIPTION

The bg20z95 SBS-compliant gas gauge and protection IC is a single IC solution designed for battery-pack or in-system installation. The bg20z95 measures and maintains an accurate record of available charge in Li-Ion or Li-Polymer batteries its integrated high-performance using analog peripherals, monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack as well and reports the information to the system host controller over a Together serial-communication bus. with the integrated analog front-end (AFE) short-circuit and overload protection, the bq20z95 maximizes functionality and safety while minimizing external component count, cost, and size in smart battery circuits.

The implemented Impedance Track[™] gas gauging technology continuously analyzes the battery resulting in superior impedance. gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle with high accuracy.

Table 1. AVAILABLE OPTIONS

| - | PACKAGE ⁽¹⁾ | | |
|---------------|---------------------------|----------------------------------|--|
| ١A | 44-PIN TSSOP (DBT) Tube | 44-PIN TSSOP (DBT) Tape and Reel | |
| -40°C to 85°C | bq20z95DBT ⁽²⁾ | bq20z95DBTR ⁽³⁾ | |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

A single tube quantity is 50 units. (2)

(3)A single reel quantity is 2000 units.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Impedance Track is a trademark of Texas Instruments.

bq20z95



SLUS757C - JULY 2007 - REVISED OCTOBER 2013


www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SYSTEM PARTITIONING DIAGRAM



bq20z95 DBT Package (TOP VIEW)

| | | | 1 |
|--------|----|----|--------|
| DSG 🗆 | 1• | 44 | CHG |
| PACK | 2 | 43 | BAT |
| VCC 🗆 | 3 | 42 | VC1 |
| ZVCHG | 4 | 41 | VC2 |
| GPOD | 5 | 40 | VC3 |
| PMS | 6 | 39 | VC4 |
| VSS 🗆 | 7 | 38 | VC5 |
| REG33 | 8 | 37 | ASRP |
| TOUT | 9 | 36 | ASRN |
| VCELL+ | 10 | 35 | RESET |
| ALERT | 11 | 34 | VSS |
| NC 🗆 | 12 | 33 | 🗆 RBI |
| TS1 🗆 | 13 | 32 | REG25 |
| TS2 🗆 | 14 | 31 | |
| PRES 🗌 | 15 | 30 | MRST |
| PFIN 🗆 | 16 | 29 | ☐ GSRN |
| SAFE 🗆 | 17 | 28 | □ GSRP |
| SMBD | 18 | 27 | LED5 |
| NC 🗆 | 19 | 26 | LED4 |
| SMBC 🗆 | 20 | 25 | LED3 |
| DISP 🗆 | 21 | 24 | LED2 |
| VSS 🗆 | 22 | 23 | LED1 |
| | | | 1 |



SLUS757C – JULY 2007 – REVISED OCTOBER 2013

TERMINAL FUNCTIONS

| TE | RMINAL | I/O ⁽¹⁾ | DESCRIPTION |
|-----|--------|--------------------|--|
| NO. | NAME | 10.7 | |
| 1 | DSG | 0 | High-side N-chan discharge FET gate drive |
| 2 | PACK | IA, P | Battery pack input voltage sense input. It also serves as device wake up when device is in SHUTDOWN mode. |
| 3 | VCC | Ρ | Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply either from battery stack or battery pack input. |
| 4 | ZVCHG | 0 | P-chan pre-charge FET gate drive |
| 5 | GPOD | OD | High voltage general purpose open drain output. Can be configured to be used in pre-charge condition. |
| 6 | PMS | I | PRE-CHARGE mode setting input. Connect to PACK to enable 0-V pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0-V pre-charge using charge FET connected at CHG pin. |
| 7 | VSS | Р | Negative device power supply input. Connect all VSS pins together for operation of device. |
| 8 | REG33 | Р | 3.3-V regulator output. Connect at least a 2.2-µF capacitor to REG33 and VSS. |
| 9 | TOUT | Р | Thermistor bias supply output |
| 10 | VCELL+ | _ | Internal cell voltage multiplexer and amplifier output. Connect a $0.1\mbox{-}\mu\mbox{F}$ capacitor to VCELL+ and VSS. |
| 11 | ALERT | I/OD | Alert output. In case of short circuit condition, overload condition and watchdog time out this pin wil be triggered. |
| 12 | NC | — | Not connected |
| 13 | TS1 | IA | Temperature sensor 1 input |
| 14 | TS2 | IA | Temperature sensor 2 input |
| 15 | PRES | I/OD | System/Host present input |
| 16 | PFIN | I/OD | Fuse blow detection input |
| 17 | SAFE | I/OD | Blow fuse signal output |
| 18 | SMBD | I/OD | SMBus data line |
| 19 | NC | _ | Not connected |
| 20 | SMBC | I/OD | SMBus clock line |
| 21 | DISP | I/OD | Display enable input |
| 22 | VSS | Р | Negative device power supply input. Connect all VSS pins together for operation of device. |
| 23 | LED1 | I | LED 1 current sink input |
| 24 | LED2 | I | LED 2 current sink input |
| 25 | LED3 | I | LED 3 current sink input |
| 26 | LED4 | I | LED 4 current sink input |
| 27 | LED5 | I | LED 5 current sink input |
| 28 | GSRP | IA | Coulomb counter differential input. Connect to one side of the sense resistor. |
| 29 | GSRN | IA | Coulomb counter differential input. Connect to one side of the sense resistor. |
| 30 | MRST | I | Reset input for internal CPU core. Connect to RESET for correct operation of device. |
| 31 | VSS | Р | Negative device power supply input. Connect all VSS pins together for operation of device. |
| 32 | REG25 | P | 2.5-V regulator output. Connect at least a $1-\mu$ F capacitor to REG25 and VSS. |
| 33 | RBI | Р | RAM backup input. Connect a capacitor to this pin and VSS to protect loss of RAM data in case of short circuit condition. |
| 34 | VSS | Р | Negative device power supply input. Connect all VSS pins together for operation of device. |
| 35 | RESET | 0 | Reset output. Connect to MSRT. |
| 36 | ASRN | IA | Short circuit and overload detection differential input. Connect to sense resistor. |
| 37 | ASRP | IA | Short circuit and overload detection differential input. Connect to sense resistor. |
| 38 | VC5 | IA, P | Cell voltage sense input and cell balancing input for the negative voltage of the bottom cell in cell stack. |
| 39 | VC4 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in cell stack. |

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power

SLUS757C - JULY 2007 - REVISED OCTOBER 2013

www.ti.com

STRUMENTS

EXAS

TERMINAL FUNCTIONS (continued)

| TE | RMINAL | I/O ⁽¹⁾ | DESCRIPTION |
|-----|--------|--------------------|---|
| NO. | NAME | 1/0 (/ | DESCRIPTION |
| 40 | VC3 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in cell stack and the negative voltage of the second highest cell in 4-series cell applications. |
| 41 | VC2 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4 cell applications. Connect to VC3 in 2-cell stack applications. |
| 42 | VC1 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4-cell applications. Connect to VC2 in 3- or 2-series cell applications. |
| 43 | BAT | I, P | Battery stack voltage sense input |
| 44 | CHG | 0 | High side N-chan charge FET gate drive |

ABSOLUTE MAXIMUM RATINGS

Over Operating Free-Air Temperature (unless otherwise noted) ⁽¹⁾

| | DESCRIPTION | PIN | UNIT |
|------------------|--|---|--|
| | | VBAT, VCC | –0.3 V to 34 V |
| | | PACK, PMS | –0.3 V to 34 V |
| V _{SS} | Supply voltage range | VC(n)-VC(n+1); n = 1, 2, 3, 4 | –0.3 V to 8.5 V |
| | | VC1, VC2, VC3, VC4 | –0.3 V to 34 V |
| | | VC5 | –0.3 V to 1 V |
| | | PFIN, SMBD, SMBC, LED1, LED2, LED3, LED4, LED5, DISP | -0.3 V to 6 V |
| V _{IN} | Input voltage range | TS1, TS2, SAFE, VCELL+, PRES; ALERT | –0.3 V to V $_{\rm (REG25)}$ + 0.3 V |
| | | MRST, GSRN, GSRP, RBI | -0.3 V to V _(REG25) + 0.3 V |
| | | ASRN, ASRP | -1 V to 1 V |
| | | DSG, CHG, GPOD | –0.3 V to 34 V |
| | | ZVCHG | –0.3 V to V _(BAT) |
| V _{OUT} | Output voltage range | TOUT, ALERT, REG33 | –0.3 V to 6 V |
| | | RESET | –0.3 V to 7 V |
| | | REG25 | –0.3 V to 2.75 V |
| I _{SS} | Maximum combined sink current for input pins | PRES, PFIN, SMBD, SMBC, LED5, LED4, LED3, LED2, LED1 | 50 mA |
| T _A | Operating free-air temperature range | | -40°C to 85°C |
| T _F | Functional temperature | | -40°C to 100°C |
| T _{stg} | Storage temperature range | | –65°C to 150°C |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | PIN | MIN | NOM | MAX | UNIT |
|------------------------|--|------------------------------|------|-----|------------------|------|
| V _{SS} | Supply voltage | VCC, VBAT | 4.5 | | 25 | V |
| V _(STARTUP) | Minimum startup voltage | VCC, BAT, PACK | 5.5 | | | V |
| | | VC(n) – VC(n+1); n = 1,2,3,4 | 0 | | 5 | V |
| | | VC1, VC2, VC3, VC4 | 0 | | V _{SUP} | V |
| V _{IN} | Input Voltage Range | VC5 | 0 | | 0.5 | V |
| | | ASRN, ASRP | -0.5 | | 0.5 | V |
| | | PACK, PMS | 0 | | 25 | V |
| V _(GPOD) | Output Voltage Range | GPOD | 0 | | 25 | V |
| A _(GPOD) | Drain Current ⁽¹⁾ | GPOD | | | 1 | mA |
| C _(REG25) | 2.5-V LDO Capacitor | REG25 | 1 | | | μF |
| C _(REG33) | 3.3-V LDO Capacitor | REG33 | 2.2 | | | μF |
| C _(VCELL+) | Cell Voltage Output Capacitor | VCELL+ | 0.1 | | | μF |
| C _(PACK) | PACK input block resistor ⁽²⁾ | РАСК | 1 | | | kΩ |

(1) Use an external resistor to limit the current to GPOD to 1mA in high voltage application.

(2) Use an external resistor to limit the inrush current PACK pin required.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|---|--|------|------|------|------|
| SUPPLY CUR | RENT | · | · · | | | |
| I(NORMAL) | Firmware running | | | 550 | | μA |
| | SLEEP Mode | CHG FET on; DSG FET on | | 124 | | μA |
| I(SLEEP) | | CHG FET off; DSG FET on | | 90 | | μA |
| | | CHG FET off; DSG FET off | | 52 | | μA |
| I(SHUTDOWN) | SHUTDOWN Mode | | | 0.1 | 1 | μA |
| SHUTDOWN V | NAKE; T _A = 25°C (unless otherwise no | ted) | | | | |
| I(PACK) | Shutdown exit at VSTARTUP threshold | | | | 1 | μA |
| SRx WAKE FR | ROM SLEEP; T _A = 25°C (unless otherw | ise noted) | | | | + |
| V _(WAKE) | Positive or negative wake threshold with 1.00 mV, 2.25 mV, 4.5 mV and 9 mV programmable options | | 1.25 | | 10 | mV |
| | | $V_{(WAKE)} = 1 \text{ mV};$ $I_{(WAKE)} = 0, \text{ RSNS1} = 0, \text{ RSNS0} = 1$ | -0.7 | | 0.7 | |
| V | | | -0.8 | | 0.8 | - mV |
| V _(WAKE_ACR) | Accuracy of V _(WAKE) | | -1.0 | | 1.0 | mv |
| | | $V_{(WAKE)} = 9 \text{ mV};$ $I_{(WAKE)} = 1, \text{ RSNS1} = 1, \text{ RSNS0} = 1$ | -1.4 | | 1.4 | |
| V _(WAKE_TCO) | Temperature drift of V _(WAKE) accuracy | | | 0.5 | | %/°C |
| t _(WAKE) | Time from application of current and wake of bq20z95 | | | 1 | 10 | ms |
| POWER-ON R | ESET | | | | | |
| V _{IT-} | Negative-going voltage input | Voltage at REG25 pin | 1.70 | 1.80 | 1.90 | V |
| V _{hys} | Hysteresis | $V_{IT+} - V_{IT-}$ | 50 | 150 | 250 | mV |
| t _{RST} | RESET active low time | Active low time after power up or watchdog reset | 100 | 250 | 560 | μs |
| WATCHDOG | TIMER | | | | | |
| t _{WDTINT} | Watchdog start up detect time | | 250 | 500 | 1000 | ms |

Copyright © 2007–2013, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------|--|--|---------------------------------------|-----------------------------|---------------------------------------|-------|
| t _{WDWT} | Watchdog detect time | | 50 | 100 | 150 | μs |
| 2.5V LDO; I _{(REG} | _{333OUT)} = 0 mA; T _A = 25°C (unless oth | erwise noted) | | | | |
| V _(REG25) | Regulator output voltage | 4.5 < VCC or BAT < 25 V; $I_{(REG250UT)} \le 16 \text{ mA};$ $T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$ | 2.41 | 2.5 | 2.59 | V |
| $\Delta V_{(REG25TEMP)}$ | Regulator output change with temperature | $ \begin{array}{l} I_{(REG25OUT)} = 2 \text{ mA}; \\ T_A = -40^\circ\text{C} \text{ to } 100^\circ\text{C} \end{array} \end{array} $ | | ±0.2 | | % |
| $\Delta V_{(REG25LINE)}$ | Line regulation | 5.4 < VCC or BAT < 25 V; I _(REG250UT) = 2 mA | | 3 | 10 | mV |
| $\Delta V_{(REG25LOAD)}$ | Load Regulation | $0.2 \text{ mA} \le I_{(\text{REG25OUT})} \le 2 \text{ mA}$ $0.2 \text{ mA} \le I_{(\text{REG25OUT})} \le 16 \text{ mA}$ | | 7 25 | 25 50 | mV |
| I _(REG25MAX) | Current Limit | Drawing current until REG25 = 2 V to 0 V | 5 | 40 | 75 | mA |
| 3.3V LDO; I(REG | _{3250UT)} = 0 mA; T _A = 25°C (unless oth | erwise noted) | | | | |
| V _(REG33) | Regulator output voltage | 4.5 < VCC or BAT < 25 V; $I_{(REG330UT)} \le 25 \text{ mA};$ $T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$ | 3 | 3.3 | 3.6 | V |
| $\Delta V_{(REG33TEMP)}$ | Regulator output change with temperature | $I_{(REG33OUT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$ | | ±0.2 | | % |
| $\Delta V_{(REG33LINE)}$ | Line regulation | 5.4 < VCC or BAT < 25 V; I _(REG33OUT) = 2 mA | | 3 | 10 | mV |
| $\Delta V_{(REG33LOAD)}$ | Load Regulation | $0.2 \text{ mA} \le I_{(\text{REG33OUT})} \le 2 \text{ mA}$ | | 7 | 17 | mV |
| ₩ (REG33LOAD) | | $0.2\text{mA} \le I_{(\text{REG33OUT})} \le 25 \text{ mA}$ | | 40 | 100 | iii v |
| I(REG33MAX) | Current Limit | Drawing current until REG33 = 3 V | 25 | 100 | 145 | mA |
| (REG33MAX) | | Short REG33 to VSS, REG33 = 0 V | 12 | | 65 | |
| THERMISTOR | DRIVE | | 1 | | 1 | |
| V _(TOUT) | Output voltage | $I_{(TOUT)} = 0 \text{ mA}; T_A = 25^{\circ}\text{C}$ | | V _(REG25) | | V |
| R _{DS(on)} | TOUT pass element resistance | $I_{(TOUT)}$ = 1 mA; $R_{DS(on)}$ = (V_{(REG25)} - V_{(TOUT)})/1 mA; T_{A} = -40°C to 100°C | | 50 | 100 | Ω |
| VCELL+ HIGH | VOLTAGE TRANSLATION | 1 | | | | |
| V _(VCELL+OUT) | | VC(n) - VC(n+1) = 0 V; $T_A = -40^{\circ}C \text{ to } 100^{\circ}C$ | 0.950 | 0.975 | 1 | |
| (VCELL+OUT) | _ | VC(n) - VC(n+1) = 4.5 V; T _A = -40°C to 100°C | 0.275 | 0.3 | 0.375 | |
| $V_{(VCELL+REF)}$ | Translation output | internal AFE reference voltage; $T_A = -40$ °C to 100°C | 0.965 | 0.975 | 0.985 | V |
| V _(VCELL+PACK) | | Voltage at PACK pin; $T_A = -40^{\circ}$ C to 100°C | 0.98 × V _(PACK) /1 8 | V _(PACK) /1 8 | 1.02 × V _(PACK) /1 8 | |
| V _(VCELL+BAT) | | Voltage at BAT pin; $T_A = -40^{\circ}$ C to 100°C | 0.98 × V _(BAT) /18 | V _(BAT) /18 | 1.02 × V _(BAT) /18 | |
| CMMR | Common mode rejection ratio | VCELL+ | 40 | | | dB |
| | | K= {VCELL+ output (VC5=0 V; VC4=4.5 V) - VCELL+ output (VC5=0 V; VC4=0 V)}/4.5 | 0.147 | 0.150 | 0.153 | |
| К | Cell scale factor | K= {VCELL+ output (VC2=13.5V; VC1=18 V) – VCELL+ output (VC5=13.5 V; VC1=13.5 V)}/4.5 | 0.147 | 0.150 | 0.153 | |
| I _(VCELL+OUT) | Drive Current to VCELL+ capacitor | $\label{eq:VC} \begin{array}{l} VC(n)-VC(n+1)=0V; \ VCELL+=0 \ V; \\ T_A=-40^\circ C \ to \ 100^\circ C \end{array}$ | 12 | 18 | | μA |
| V _(VCELL+O) | CELL offset error | CELL output (VC2 = VC1 = 18 V) - CELL output (VC2 = VC1 = 0 V) | -18 | -1 | 18 | mV |
| I _{VCnL} | VC(n) pin leakage current | VC1, VC2, VC3, VC4, VC5 = 3 V | -1 | 0.01 | 1 | μA |
| CELL BALANC | ING Internal cell balancing FET | R _{DS(on)} for internal FET switch at | 200 | 400 | | Ω |



SLUS757C-JULY 2007-REVISED OCTOBER 2013

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|---|--------|---|---|
| IARDWARE S | HORT CIRCUIT AND OVERLOAD PR | ROTECTION; $T_A = 25^{\circ}C$ (unless otherwise noted) | | | | |
| | | V _{OL} = 25 mV (min) | 15 | 25 | 35 | |
| V _(OL) | OL detection threshold voltage accuracy | V _{OL} = 100 mV; RSNS = 0, 1 | 90 | 100 | 110 | mV |
| | accuracy | V _{OL} = 205 mV (max) | 185 | 205 | 225 | |
| | | V _(SCC) = 50 mV (min) | 30 | 50 | 70 | |
| V _(SCC) | SCC detection threshold voltage | V _(SCC) = 200 mV; RSNS = 0, 1 | 180 | 200 | 220 | mV |
| () | accuracy | V _(SCC) = 475 mV (max) | 428 | 475 | 523 | |
| | | $V_{(SCD)} = -50 \text{ mV} (\text{min})$ | -30 | -50 | -70 | |
| V _(SCD) | SCD detection threshold voltage | V _(SCD) = -200 mV; RSNS = 0, 1 | -180 | -200 | -220 | mV |
| (000) | accuracy | $V_{(SCD)} = -475 \text{ mV} \text{ (max)}$ | -428 | -475 | -523 | _ |
| t _{da} | Delay time accuracy | | | ±15.25 | | μs |
| t _{pd} | Protection circuit propagation delay | | | 50 | | μs |
| | RCUIT; $T_A = 25^{\circ}C$ (unless otherwise) | noted) | | 00 | | μο |
| | $1_{\rm A} = 25$ C (unless otherwise) | | | | | |
| V _(DSGON) | DSG pin output on voltage | $V_{(DSGON)}=V_{(DSG)}-V_{(PACK)};$ $V_{(GS)}$ = 10 MΩ; DSG and CHG on; $T_A=-40^\circ C \ to \ 100^\circ C$ | 8 | 12 | 16 | V |
| V _(CHGON) | CHG pin output on voltage | $V_{(CHGON)}=V_{(CHG)}-V_{(BAT)};~V_{(GS)}$ = 10 MΩ; DSG and CHG on; $T_A=-40^\circ C$ to 100°C | 8 | 12 | 16 | v |
| V _(DSGOFF) | DSG pin output off voltage | $V_{(DSGOFF)} = V_{(DSG)} - V_{(PACK)}$ | | | 0.2 | V |
| V _(CHGOFF) | CHG pin output off voltage | $V_{(CHGOFF)} = V_{(CHG)} - V_{(BAT)}$ | | | 0.2 | V |
| | Rise time | $C_L = 4700 \text{ pF}; V_{(PACK)} \le DSG \le V_{(PACK)} + 4V$ | | 400 | 1000 | |
| t _r | | C_{L} = 4700 pF; $V_{(BAT)} \le CHG \le V_{(BAT)} + 4V$ | | 400 | 1000 | μs |
| | | $C_L = 4700 \text{pF}; V_{(PACK)} + V_{(DSGON)} \le \text{DSG} \le V_{(PACK)} + 1V$ | | 40 | 200 | |
| t _f | Fall time | C_L = 4700 pF; $V_{(BAT)}$ + $V_{(CHGON)}$ ≤ CHG ≤ $V_{(BAT)}$ + 1 V | | 40 | 200 | μs |
| V _(ZVCHG) | ZVCHG clamp voltage | BAT = 4.5 V | 3.3 | 3.5 | 3.7 | V |
| | 40°C to 100°C (unless otherwise not | | 0.0 | 0.0 | 0.1 | |
| | | | | 100 | 000 | |
| , . <u>.</u> | | | 60 | | | |
| R _(PULLUP) | Internal pullup resistance | ALERT | 60 1 | | 200 | kΩ |
| _ | Internal pullup resistance | RESET | 60 1 | 3 | 6 | kΩ |
| R _(PULLUP) | | RESET ALERT | | | 6 0.2 | |
| _ | Internal pullup resistance | RESET ALERT RESET; V _(BAT) = 7V; V _(REG25) = 1.5 V; Ι (RESET) = 200 μA | | | 6 0.2 0.4 | kΩ V |
| R _(PULLUP) V _{OL} | Logic low output voltage level | RESET ALERT | | | 6 0.2 | |
| R _(PULLUP) V _{OL} OGIC SMBC, | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT | RESET ALERT RESET; V _(BAT) = 7V; V _(REG25) = 1.5 V; Ι (RESET) = 200 μA | 1 | | 6 0.2 0.4 | V |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage | RESET ALERT RESET; V _(BAT) = 7V; V _(REG25) = 1.5 V; Ι (RESET) = 200 μA | | | 6 0.2 0.4 0.6 | v |
| R _(PULLUP) V _{OL} OGIC SMBC, | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT | RESET ALERT RESET; V _(BAT) = 7V; V _(REG25) = 1.5 V; Ι (RESET) = 200 μA | 2.0 | | 6 0.2 0.4 | V |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage | RESET ALERT RESET; V _(BAT) = 7V; V _(REG25) = 1.5 V; Ι (RESET) = 200 μA | 1 | | 6 0.2 0.4 0.6 | v v |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} V _{IL} | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage | RESET ALERT RESET; V _(BAT) = 7V; V _(REG25) = 1.5 V; I (RESET) = 200 μA GPOD; I _(GPOD) = 50 μA | 1 2.0 V _{REG25} -0 | | 6 0.2 0.4 0.6 | v |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} V _{IL} V _{OH} | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ | $\hline \hline $ | 1 2.0 V _{REG25} -0 | | 6 0.2 0.4 0.6 | V V V V V |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} V _{IL} V _{OH} V _{OL} | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage | $\hline \hline $ | 1 2.0 V _{REG25} -0 | 3 | 6 0.2 0.4 0.6 | V V V V V |
| R(PULLUP) V _{OL} OGIC SMBC, V _{IH} V _{IL} V _{OH} V _{OL} C ₁ I _(SAFE) | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 1 2.0 V _{REG25} -0 .5 | 3 | 6 0.2 0.4 0.6 | V V V V PF |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} V _{IH} V _{IL} V _{OH} V _{OL} C ₁ | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance SAFE source currents | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 1 2.0 V _{REG25} -0 .5 | 3 | 6 0.2 0.4 0.6 0.8 0.8 | v v v |
| $\begin{array}{c} R_{(PULLUP)} \\ \hline V_{OL} \\ \hline \\$ | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance SAFE source currents SAFE leakage current | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 1 2.0 V _{REG25} -0 .5 | 3 | 6 0.2 0.4 0.6 0.8 0.4 0.4 | V V V V PF mA |
| $\begin{array}{c} R_{(PULLUP)} \\ \hline V_{OL} \\ \hline \\$ | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance SAFE source currents SAFE leakage current Input leakage current | RESET ALERT RESET; $V_{(BAT)} = 7V$; $V_{(REG25)} = 1.5 V$; $I_{(RESET)} = 200 \mu A$ GPOD; $I_{(GPOD)} = 50 \mu A$ IL = -0.5 mA PRES, PFIN, ALERT, IL = 7 mA; SAFE active, SAFE = $V_{(REG25)}$ -0.6 V SAFE inactive | 1 2.0 V _{REG25} -0 .5 -3 -0.2 | 3 | 6 0.2 0.4 0.6 0.8 0.8 0.4 0.2 1 | V V V V V PF mA |
| $\begin{array}{c} R_{(PULLUP)} \\ \hline V_{OL} \\ \hline \\$ | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance SAFE source currents SAFE leakage current Input leakage current Input voltage range | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 1 2.0 V _{REG25} -0 .5 | 3 | 6 0.2 0.4 0.6 0.8 0.4 0.4 | ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν |
| $\begin{array}{c} R_{(PULLUP)} \\ \hline V_{OL} \\ \hline \\ $ | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance SAFE source currents SAFE leakage current Input leakage current Input voltage range Conversion time | RESET ALERT RESET; $V_{(BAT)} = 7V$; $V_{(REG25)} = 1.5 V$; $I_{(RESET)} = 200 \mu A$ GPOD; $I_{(GPOD)} = 50 \mu A$ IL = -0.5 mA PRES, PFIN, ALERT, IL = 7 mA; SAFE active, SAFE = $V_{(REG25)}$ -0.6 V SAFE inactive | 1 2.0 V _{REG25} -0 .5 -3 -0.2 | 3 | 6 0.2 0.4 0.6 0.8 0.8 0.4 0.2 1 | - V - V - V - V - V - V - V - μΑ - μΑ - μΑ - μΑ - μΑ - μΑ - μΑ - μΑ |
| R _(PULLUP) V _{OL} OGIC SMBC, V _{IH} V _{IL} V _{OH} V _{OL} C _I I _(SAFE) I _{Ikg(SAFE)} | Logic low output voltage level SMBD, PFIN, PRES, SAFE, ALERT High-level input voltage Low-level input voltage Output voltage high ⁽¹⁾ Low-level output voltage Input capacitance SAFE source currents SAFE leakage current Input leakage current Input voltage range | RESET ALERT RESET; $V_{(BAT)} = 7V$; $V_{(REG25)} = 1.5 V$; $I_{(RESET)} = 200 \mu A$ GPOD; $I_{(GPOD)} = 50 \mu A$ IL = -0.5 mA PRES, PFIN, ALERT, IL = 7 mA; SAFE active, SAFE = $V_{(REG25)}$ -0.6 V SAFE inactive | 1 2.0 V _{REG25} -0 .5 -3 -0.2 | 3 | 6 0.2 0.4 0.6 0.8 0.8 0.4 0.2 1 | ν ν ν ν ν ν ν ν ν ν ν |

(1) RC[0:7] bus

(2) Unless otherwise specified, the specification limits are valid at all measurement speed modes.

(3) Full-scale reference



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1 \,\mu$ F, $C_{(REG33)} = 2.2 \,\mu$ F; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|---|-------|--------|--------|--------|
| | Offset error ⁽⁴⁾ | | | 140 | 250 | μV |
| | Offset error drift ⁽⁴⁾ | $T_A = 25^{\circ}C \text{ to } 85^{\circ}C$ | | 2.5 | 18 | µV/°C |
| | Full-scale error ⁽⁵⁾ | | | ±0.1% | ±0.7% | |
| | Full-scale error drift | | | 50 | | PPM/°C |
| | Effective input resistance ⁽⁶⁾ | | 8 | | | MΩ |
| OULOMB CO | OUNTER | | | | | 1 |
| | Input voltage range | | -0.20 | | 0.20 | V |
| | Conversion time | Single conversion | | 250 | | ms |
| | Effective resolution | Single conversion | 15 | | | bits |
| | | -0.1 V to 0.20 V | | ±0.007 | ±0.034 | |
| | Integral nonlinearity | -0.20 V to -0.1 V | | ±0.007 | | %FSR |
| | Offset error ⁽⁷⁾ | $T_A = 25^{\circ}C$ to $85^{\circ}C$ | | 10 | | μV |
| | Offset error drift | | | 0.4 | 2.45 | µV/°C |
| | Full-scale error ^{(8) (9)} | | | ±0.35% | | |
| | Full-scale error drift | | | 150 | | PPM/°C |
| | Effective input resistance ⁽¹⁰⁾ | $T_A = 25^{\circ}C$ to $85^{\circ}C$ | 2.5 | | | MΩ |
| NTERNAL TE | MPERATURE SENSOR | | | | | |
| V _(TEMP) | Temperature sensor voltage ⁽¹¹⁾ | | | -2.0 | | mV/°C |
| OLTAGE RE | FERENCE | + | ŧ | | | |
| | Output voltage | | 1.215 | 1.225 | 1.230 | V |
| | Output voltage drift | | | 65 | | PPM/°C |
| IGH FREQU | ENCY OSCILLATOR | | | | | |
| f _(OSC) | Operating frequency | | | 4.194 | | MHz |
| , | - (12) (13) | | -3% | 0.25% | 3% | |
| f _(EIO) | Frequency error ⁽¹²⁾ (13) | $T_A = 20^{\circ}C$ to $70^{\circ}C$ | -2% | 0.25% | 2% | |
| t _(SXO) | Start-up time ⁽¹⁴⁾ | | | 2.5 | 5 | ms |
| OW FREQUE | ENCY OSCILLATOR | | | | | 1 |
| f _(LOSC) | Operating frequency | | | 32.768 | | kHz |
| | - (13) (15) | | -2.5% | 0.25% | 2.5% | |
| f _(LEIO) | Frequency error ⁽¹³⁾ (15) | $T_A = 20^{\circ}C$ to $70^{\circ}C$ | -1.5% | 0.25% | 1.5% | |
| | Start-up time ⁽¹⁴⁾ | | | | 500 | μs |

(4) Post-calibration performance and no I/O changes during conversion with SRN as the ground reference

(5) Uncalibrated performance. This gain error can be eliminated with external calibration.

(6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average

resistance.(7) Post-calibration performance

- (8) Reference voltage for the coulomb counter is typically V_{ref} /3.969 at $V_{(REG25)}$ = 2.5 V, T_A = 25°C.
- (9) Uncalibrated performance. This gain error can be eliminated with external calibration.
- (10) The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (11) -53.7 LSB/°C
- (12) The frequency error is measured from 4.194 MHz.
- (13) The frequency drift is included and measured from the trimmed frequency at $V_{(REG25)} = 2.5V$, $T_A = 25^{\circ}C$.

(14) The startup time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$.

(15) The frequency error is measured from 32.768 kHz.

DATA FLASH CHARACTERISTICS (Over Recommended Operating Temperature and Supply Voltage)

Typical Values at $T_A = 25^{\circ}C$ and $V_{(REG25)} = 2.5 V$ (unless otherwise noted)



DATA FLASH CHARACTERISTICS (Over Recommended Operating Temperature and Supply Voltage) (continued)

Typical Values at $T_A = 25^{\circ}C$ and $V_{(REG25)} = 2.5 V$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|--|--|-----|------|------|--------|
| | Data retention | | 10 | | | Years |
| | Flash programming write-cycles | | 20k | | | Cycles |
| t _(ROWPROG) | Row programming time | See ⁽¹⁾ | | | 2 | ms |
| t _(MASSERASE) | Mass-erase time | | | | 200 | ms |
| t _(PAGEERASE) | Page-erase time | | | | 20 | ms |
| I(DDPROG) | Flash-write supply current | | | 5 | 10 | mA |
| I(DDERASE) | Flash-erase supply current | | | 5 | 10 | mA |
| RAM BACK | JP | | | | | |
| 1 | DD data ratastian input surrant | $V_{(RBI)} > V_{(RBI)MIN}, V_{REG25} < V_{IT-}, T_A = 85^{\circ}C$ | | 1000 | 2500 | 2 |
| I _(RB) | RB data-retention input current | $V_{(RBI)} > V_{(RBI)MIN}, V_{REG25} < V_{IT-}, T_A = 25^{\circ}C$ | | 90 | 220 | – nA |
| V _(RB) | RB data-retention input voltage ⁽¹⁾ | | 1.7 | | | V |

(1) Specified by design. Not production tested.

SMBUS TIMING CHARACTERISTICS

 $T_A = -40^{\circ}$ C to 85°C Typical Values at $T_A = 25^{\circ}$ C and $V_{REG25} = 2.5$ V (Unless Otherwise Noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|--|--|-----|------|------|------|
| f _(SMB) | SMBus operating frequency | SLAVE mode, SMBC 50% duty cycle | 10 | | 100 | kHz |
| f _(MAS) | SMBus master clock frequency | MASTER mode, No clock low slave extend | | 51.2 | | kHz |
| t _(BUF) | Bus free time between start and stop (see Figure 1) | | 4.7 | | | μs |
| t _(HD:STA) | Hold time after (repeated) start (see Figure 1) | | 4 | | | μs |
| t _(SU:STA) | Repeated start setup time (see Figure 1) | | 4.7 | | | μs |
| t _(SU:STO) | Stop setup time (see Figure 1) | | 4 | | | μs |
| t _(HD:DAT) | Data hold time (and Figure 1) | RECEIVE mode | 0 | | | ns |
| | Data hold time (see Figure 1) | TRANSMIT mode | 300 | | | |
| t _(SU:DAT) | Data setup time (see Figure 1) | | 250 | | | ns |
| t _(TIMEOUT) | Error signal/detect (see Figure 1) | See ⁽¹⁾ | 25 | | 35 | μs |
| t _(LOW) | Clock low period (see Figure 1) | | 4.7 | | | μs |
| t _(HIGH) | Clock high period (see Figure 1) | See ⁽²⁾ | 4 | | 50 | μs |
| t _(LOW:SEXT) | Cumulative clock low slave extend time | See ⁽³⁾ | | | 25 | μs |
| t _(LOW:MEXT) | Cumulative clock low master extend time (see Figure 1) | See ⁽⁴⁾ | | | 10 | μs |
| t _f | Clock/data fall time | See ⁽⁵⁾ | | | 300 | ns |
| tr | Clock/data rise time | See ⁽⁶⁾ | | | 1000 | ns |

The bq20z95 times out when any clock low exceeds t_(TIMEOUT).
t_(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq20z95 that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0).

t_(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (3)


t(LOW:MEXT) is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. (4)

(5) Rise time $t_r = VILMAX - 0.15$) to (VIHMIN + 0.15)

Fall time $t_f = 0.9V_{DD}$ to (VILMAX – 0.15) (6)



SLUS757C - JULY 2007 - REVISED OCTOBER 2013



A. SCLKACK is the acknowledge-related clock pulse generated by the master.

Figure 1. SMBus Timing Diagram



SLUS757C – JULY 2007 – REVISED OCTOBER 2013

FEATURE SET

Primary (1st Level) Safety Features

The bq20z95 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- Charge and discharge overcurrent
- Short circuit
- Charge and discharge overtemperature
- AFE watchdog

Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z95 can be used to indicate more serious faults via the SAFE (pin 7). This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- Safety overcurrent in Charge and Discharge
- Safety overtemperature in Charge and Discharge
- Charge FET and 0-V Charge FET fault
- Discharge FET fault
- AFE communication fault

Charge Control Features

The bq20z95 charge control features include:

- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track and can reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Support fast charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

Gas Gauging

The bq20z95 uses the Impedance Track technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm* application note (SLUA364) for further details.

Authentication

The bq20z95 supports authentication by the host using SHA-1.

SLUS757C - JULY 2007 - REVISED OCTOBER 2013

Power Modes

The bq20z95 supports three power modes to reduce power consumption:

- In NORMAL mode, the bq20z95 performs measurements, calculations, protection decisions and data updates in 1-s intervals. Between these intervals, the bq20z95 is in a reduced power stage.
- In SLEEP mode, the bq20z95 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq20z95 is in a reduced power stage. The bq20z95 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode the bq20z95 is completely disabled.

CONFIGURATION

Oscillator Function

The bq20z95 fully integrates the system oscillators. Therefore, the bq20z95 requires no external components for this feature.

System Present Operation

The bq20z95 checks the PRES pin periodically (1s). If PRES input is pulled to ground by external system, the bq20z95 detects this as system present.

BATTERY PARAMETER MEASUREMENTS

The bq20z95 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from –0.25 V to 0.25 V. The bq20z95 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq20z95 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

Voltage

The bq20z95 updates the individual series cell voltages at 1-s intervals. The internal ADC of the bq20z95 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas-gauging.

Current

The bq20z95 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5-m Ω to 20-m Ω typ. sense resistor.

Auto Calibration

The bq20z95 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq20z95 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s.

Temperature

The bq20z95 has an internal temperature sensor and two external temperature sensor inputs TS1 and TS2 used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z95 can be configured to use internal or up to two external temperature sensors.



COMMUNICATIONS

The bq20z95 uses SMBus v1.1 with MASTER mode and package error checking (PEC) options per the SBS specification.

SMBus On and Off State

The bq20z95 detects an SMBus off state when SMBC and SMBD are logic-low for \geq 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

SBS Commands

| SBS Cmd | Mode | Name | Format | Size in Bytes | Min Value | Max Value | Default Value | Unit |
|------------|------|------------------------|--------------|------------------|--------------|--------------|----------------------|------------------|
| 0x00 | R/W | ManufacturerAccess | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x01 | R/W | RemainingCapacityAlarm | unsigned int | 2 | 0 | 65535 | _ | mAh or 10 mWh |
| 0x02 | R/W | RemainingTimeAlarm | unsigned int | 2 | 0 | 65535 | _ | min |
| 0x03 | R/W | BatteryMode | hex | 2 | 0x0000 | 0xffff | — | |
| 0x04 | R/W | AtRate | signed int | 2 | -32768 | 32767 | — | mA or 10 mW |
| 0x05 | R | AtRateTimeToFull | unsigned int | 2 | 0 | 65535 | | min |
| 0x06 | R | AtRateTimeToEmpty | unsigned int | 2 | 0 | 65535 | — | min |
| 0x07 | R | AtRateOK | unsigned int | 2 | 0 | 65535 | _ | |
| 0x08 | R | Temperature | unsigned int | 2 | 0 | 65535 | _ | 0.1°K |
| 0x09 | R | Voltage | unsigned int | 2 | 0 | 20000 | _ | mV |
| 0x0a | R | Current | signed int | 2 | -32768 | 32767 | — | mA |
| 0x0b | R | AverageCurrent | signed int | 2 | -32768 | 32767 | — | mA |
| 0x0c | R | MaxError | unsigned int | 1 | 0 | 100 | — | % |
| 0x0d | R | RelativeStateOfCharge | unsigned int | 1 | 0 | 100 | — | % |
| 0x0e | R | AbsoluteStateOfCharge | unsigned int | 1 | 0 | 100 | _ | % |
| 0x0f | R/W | RemainingCapacity | unsigned int | 2 | 0 | 65535 | _ | mAh or 10 mWh |
| 0x10 | R | FullChargeCapacity | unsigned int | 2 | 0 | 65535 | _ | mAh or 10 mWh |
| 0x11 | R | RunTimeToEmpty | unsigned int | 2 | 0 | 65535 | — | min |
| 0x12 | R | AverageTimeToEmpty | unsigned int | 2 | 0 | 65535 | — | min |
| 0x13 | R | AverageTimeToFull | unsigned int | 2 | 0 | 65535 | — | min |
| 0x14 | R | ChargingCurrent | unsigned int | 2 | 0 | 65535 | _ | mA |
| 0x15 | R | ChargingVoltage | unsigned int | 2 | 0 | 65535 | _ | mV |
| 0x16 | R | BatteryStatus | unsigned int | 2 | 0x0000 | Oxffff | — | |
| 0x17 | R/W | CycleCount | unsigned int | 2 | 0 | 65535 | _ | |
| 0x18 | R/W | DesignCapacity | unsigned int | 2 | 0 | 65535 | _ | mAh or 10 mWh |
| 0x19 | R/W | DesignVoltage | unsigned int | 2 | 7000 | 16000 | 14400 | mV |
| 0x1a | R/W | SpecificationInfo | unsigned int | 2 | 0x0000 | 0xffff | 0x0031 | |
| 0x1b | R/W | ManufactureDate | unsigned int | 2 | 0 | 65535 | 0 | |
| 0x1c | R/W | SerialNumber | hex | 2 | 0x0000 | Oxffff | 0x0001 | |
| 0x20 | R/W | ManufacturerName | String | 11+1 | _ | _ | Texas Instruments | ASCII |
| 0x21 | R/W | DeviceName | String | 7+1 | _ | _ | bq20z95 | ASCII |
| 0x22 | R/W | DeviceChemistry | String | 4+1 | _ | | LION | ASCII |
| 0x23 | R | ManufacturerData | String | 14+1 | _ | _ | _ | ASCII |

Table 2. SBS COMMANDS

Copyright © 2007–2013, Texas Instruments Incorporated

SLUS757C – JULY 2007 – REVISED OCTOBER 2013

www.ti.com

NSTRUMENTS

Texas

| SBS Cmd | Mode | Name | Format | Size in Bytes | Min Value | Max Value | Default Value | Unit |
|------------|------|--------------|--------------|------------------|--------------|--------------|------------------|-------|
| 0x2f | R/W | Authenticate | String | 20+1 | _ | — | | ASCII |
| 0x3c | R | CellVoltage4 | unsigned int | 2 | 0 | 65535 | _ | mV |
| 0x3d | R | CellVoltage3 | unsigned int | 2 | 0 | 65535 | _ | mV |
| 0x3e | R | CellVoltage2 | unsigned int | 2 | 0 | 65535 | _ | mV |
| 0x3f | R | CellVoltage1 | unsigned int | 2 | 0 | 65535 | - | mV |


Table 3. EXTENDED SBS COMMANDS

| SBS Cmd | Mode | Name | Format | Size in Bytes | Min Value | Max Value | Default Value | Unit |
|------------|------|------------------------|--------------|------------------|------------|------------|------------------|-------|
| 0x45 | R | AFEData | String | 11+1 | — | — | — | ASCII |
| 0x46 | R/W | FETControl | hex | 1 | 0x00 | Oxff | _ | |
| 0x4f | R | StateOfHealth | unsigned int | 1 | 0 | 100 | _ | % |
| 0x51 | R | SafetyStatus | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x53 | R | PFStatus | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x54 | R | OperationStatus | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x55 | R | ChargingStatus | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x57 | R | ResetData | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x5a | R | PackVoltage | unsigned int | 2 | 0 | 65535 | _ | mV |
| 0x5d | R | AverageVoltage | unsigned int | 2 | 0 | 65535 | _ | mV |
| 0x60 | R/W | UnSealKey | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x61 | R/W | FullAccessKey | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x62 | R/W | PFKey | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x63 | R/W | AuthenKey3 | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x64 | R/W | AuthenKey2 | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x65 | R/W | AuthenKey1 | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x66 | R/W | AuthenKey0 | hex | 4 | 0x00000000 | Oxffffffff | _ | |
| 0x70 | R/W | ManufacturerInfo | String | 31+1 | — | — | _ | |
| 0x71 | R/W | SenseResistor | unsigned int | 2 | 0 | 65535 | _ | μΩ |
| 0x77 | R/W | DataFlashSubClassID | hex | 2 | 0x0000 | Oxffff | _ | |
| 0x78 | R/W | DataFlashSubClassPage1 | hex | 32 | | _ | _ | |
| 0x79 | R/W | DataFlashSubClassPage2 | hex | 32 | — | — | _ | |
| 0x7a | R/W | DataFlashSubClassPage3 | hex | 32 | — | _ | _ | |
| 0x7b | R/W | DataFlashSubClassPage4 | hex | 32 | | | _ | |
| 0x7c | R/W | DataFlashSubClassPage5 | hex | 32 | | | _ | |
| 0x7d | R/W | DataFlashSubClassPage6 | hex | 32 | — | _ | _ | |
| 0x7e | R/W | DataFlashSubClassPage7 | hex | 32 | — | — | _ | |
| 0x7f | R/W | DataFlashSubClassPage8 | hex | 32 | _ | _ | _ | |



SLUS757C - JULY 2007 - REVISED OCTOBER 2013

Application Schematic





15-Apr-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| BQ20Z95DBT | NRND | TSSOP | DBT | 44 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 20Z95DBT | |
| BQ20Z95DBTG4 | NRND | TSSOP | DBT | 44 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 20Z95DBT | |
| BQ20Z95DBTR | NRND | TSSOP | DBT | 44 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 20Z95DBT | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



15-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| BQ20Z95DBTR | TSSOP | DBT | 44 | 2000 | 330.0 | 24.4 | 6.8 | 11.7 | 1.6 | 12.0 | 24.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ20Z95DBTR | TSSOP | DBT | 44 | 2000 | 367.0 | 367.0 | 45.0 |


DBT0044A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




DBT0044A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBT0044A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated