

CD4094B Types

DATA

CLOCK

STROBE

DATA

CLOCK-

۹ı

Q2

03.

04

vss

8-STAGE

SHIF T REGISTER

8-611

REGISTE

IJ

3-STATE

Л

(TERMINALS 4, 5, 6, 7, 14, 13, 12, 11, RESPECTIVELY) 9205 - 24564Ri

FUNCTIONAL DIAGRAM

-OUTPUT ENABLE

9205 25642

16 VDD

15

14 - 05

13 - 96

12 - 07

10

TOP VIEW

Fig. 1 - Terminal assignment.

- 08

- Q's

0

PARALLEL OUTPUTS Q

CMOS 8-Stage Shift-and-Store Bus Register

High-Voltage Types (20-Volt Rating)

■ CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.

Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the QS serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q'_S terminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.


The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- 3-state parallel outputs for connection to common bus
 Separate serial outputs synchronous to both positive
- and negative clock edges for cascading Medium speed operation -- 5 MHz at 10 V (typ.)
- Standardized, symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range):
 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:

- Serial-to-parallel data conversion
- Remote control holding register



MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE. (Vpp)

DO SOFFET-VOLINGE, NAME, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55 ^o C to +100 ^o C
For T _A = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)
LEAD TEMPERATURE (DURING SOLDERING):
· · ·






Fig. 3 — Timing diagram.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	Lif		
CHARACTERISTIC	(V)	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	18	v
	5	125	_	1
Data Setup Time, ts	10	55	— ·	ns
	15	35		1
	5	200	_	
Clock Pulse Width, tw	10	100	-	ns
	15	83	-	
	5		1.25	
Clock Input Frequency, fcL	10	dc	2.5	MHz
	15		3	
Clock Input Rise or Fall time,	5		15	
t _r CL, t _f CL:*	10 15	-	5 5	μs
	5	200	-	T
Strobe Pulse Width, tw	10	80	-	ns
	15	70	- 1	

*If more than one unit is cascaded trCL (for Q_S only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5 – Minimum output low (sink) current characteristics.








Fig. 6 — Typical output high (source) current characteristics.






DRAIN-TO-SOURCE VOLTAGE (VDS)-V -10 -3 0 BENT TEMPERATURE (T_A)-23*C HITH HITH HITH HITH HITH GATT TO SOURCE VOLTAGE (VDS)-SV -0 -3 0 -3

OUTPUT

9205-2432182

3

COMMERCIAL CMOS HIGH VOLTAGE ICs









Fig. 10 – Clock-to-parallel output propagation delay vs C_L.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND		IS ,	LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo	VIN	VDD						+25		UNITS
	. (V)	(V)	(v)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	_	0,10	10	10	10	300	300	-	0.04	-10	μA
IDD Max.		0,15	15	20	20	600	600	-	0.04	20	ι μ Α
	-	0,20	20	100	100	3000	3000	- '	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	- 3.2	-	
	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6]
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	· -	0,5	5	1.12	0	.05		_	0	0.05	
Low-Level,	<u> </u>	0,10	10		0	.05		- ,	Ö	0.05	
VOL Max.	-	0,15	15		ō	.05	-	- :	Ó	0.05	v
Output Voltage:	-	0,5	5	4.95				4.95	5	-	v
High-Level,		0,10	10		9	.95		9.95	10	-	•
VOH Min.	-	0,15	15		14	.95		14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5				1.5	
Voltage,	1, 9	-	10			3			-	3	
VIL Max.	1.5,13.5	-	15			4			-	4	
Input High	0.5, 4.5	-	5		:	3.5		3.5	—	-	V
Voltage,	1, 9	_	10			7		7		j	
VIH Min.	1.5,13.5	-	15			11		11		—	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA
3 State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10 ⁴	±0.4	μA







DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A=25^{\circ}C$; Input t_r , $t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	VDD		UNITS		
	(V)	MIN.	TYP.	MAX.	
Propagation Delay Time,	1			1	
tPHL, tPLH	5		300	600	
Clock to Serial Output Q _S	10		125	250	'ns
olock to bendi output ag	15		95	190 ···	113
	5	-	230	460	
Clock to Serial Output Q'S	10	-	110	220	ns
5	15	-	75	150	
	5	-	420	840	
Clock to Parallel Output	10	-	195	390	ns
· · · · · · · · · · · · · · · · · · ·	15	-	135	270	
• • •	- 5	-	290	580	
Strobe to Parallel Output	10	-	145	290	ns
	15		100	200	
Output Enable to Parallel	5	-	140	280	1.5
Output:	10	-	60	120	ns
^t PHZ ^{, t} PZH	15	-	45	90 `	·
	5	-	100	200	
^t PLZ ^{, t} PZL	10	-	50	100	ns
-	15	-	40	80	
Minimum Strobe Pulse	5	-	100	200	
Width, tw	10	-	. 40	80	ns
·····	15	-	35	70	
Minimum Clock Pulse	5	-	100	200	
Width, tw	10	-	50	100	ns
	15		40	83	
Minimum Data Setup	5	-	60	125	
Time, t _S	10	-	30	55	ns
	15	-	20	35	
Transition Time:	5	-	100	200	
tTHL, tTLH	10	- '	50	100	i ns
	15	-	40	80	
Maximum Clock Input Rise	5 10	15 5	-	_	
or Fall Time, t _r CL, t _f CL	15	5		_	μs
Maximum Clock Input	5	1.25	2.5		
Frequency, fCL	10	2.5	. 5		MHz
	15	3	6	-	
Input Capacitance CIN	l _		5	7.5	pF
(Any Input)		1 -		7.0	pr






Fig. 16 – Dynamic power dissipation vs input clock frequency.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 17 – Quiescent device current test circuit.



VSS TEST ANY COMBINATION OF INPUTS 92C5-2744 IR

Fig. 18 - Input voltage test circuit.





Fig. 19 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

Dimensions and Pad Layout for CD4094B Chip.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
7702501EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7702501EA CD4094BF3A	Samples
CD4094BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4094BE	Samples
CD4094BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4094BE	Samples
CD4094BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4094BF	Samples
CD4094BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7702501EA CD4094BF3A	Samples
CD4094BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4094B	Samples
CD4094BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM094B	Samples
CD4094BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM094B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4094B, CD4094B-MIL :

• Catalog : CD4094B

• Military : CD4094B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4094BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
	CD4094BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Feb-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4094BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4094BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0



www.ti.com

16-Feb-2022

TUBE



* ^ 11	diana a serie ta se a		
"All	dimensions	are	nominai

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4094BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4094BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4094BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4094BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4094BPW	PW	TSSOP	16	90	530	10.2	3600	3.5

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated