LM3668
1A, High Efficiency Dual Mode Single Inductor Buck-Boost DC/DC Converter

General Description
The LM3668 is a synchronous buck-boost DC-DC converter optimized for powering low voltage circuits from a Li-Ion battery and input voltage rails between 2.5V and 5.5V. It has the capability to support up to 1A output current over a output voltage range of 2.8V/3.3V. The LM3668 regulates the output voltage over the complete input voltage range by automatically switching between buck or boost modes depending on the input voltage.

The LM3668 has 2 N-channel MOSFETS and 2 P-channel MOSFETS arranged in a topology that provides continuous operation through the buck and boost operating modes. There is a MODE pin that allows the user to choose between an intelligent automatic PFM-PWM mode operation and forced PWM operation. During PWM mode, a fixed-frequency 2.2MHz (typ.) is used. PWM mode drives load up to 1A. Hysteretic PFM mode extends the battery life through reduction of the quiescent current to 45µA (typ.) at light loads during system standby. Internal synchronous rectification provides high efficiency. In shutdown mode (Enable pin pulled low) the device turns off and reduces battery consumption to 0.01µA (typ.).

The LM3668 is available in a 12-pin LLP package. A high switching frequency of 2.2MHz (typ.) allows the use of tiny surface-mount components including a 2.2µH inductor, a 10µF input capacitor, and a 22µF output capacitor.

Features
- 45µA typical quiescent current
- 1A maximum load current for \( V_{IN} = 2.8V \) to 5.5V
- 800mA maximum load current for \( V_{IN} = 2.7V \)
- 600mA maximum load current for \( V_{IN} = 2.5V \)
- 2.2 MHz PWM fixed switching frequency (typ.)
- Automatic PFM-PWM Mode or Forced PWM Mode
- Wide Input Voltage Range: 2.5V to 5.5V
- Output Voltage Range: 2.8V/3.3V
- Internal synchronous rectification for high efficiency
- Internal soft start: 600µs Maximum start-up time
- 0.01µA typical shutdown current
- Current overload and Thermal shutdown protection
- Frequency Sync Pin: 1.6Mhz to 2.7MHz

Applications
- Handset Peripherals
- MP3 players
- Pre-Regulation for linear regulators
- PDAs
- Portable Hard Disk Drives
- WiMax Modems

Typical Applications

Typical Application Circuit

Efficiency at 3.3V Output
Functional Block Diagram

FIGURE 1. Functional Block Diagram
Connection Diagrams and Package Mark Information

Pin Descriptions

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VOUT</td>
<td>Connect to output capacitor.</td>
</tr>
<tr>
<td>2</td>
<td>SW2</td>
<td>Switching Node connection to the internal PFET switch (P2) and NFET synchronous rectifier (N2).</td>
</tr>
<tr>
<td>3</td>
<td>PGND</td>
<td>Power Ground.</td>
</tr>
<tr>
<td>4</td>
<td>SW1</td>
<td>Switching Node connection to the internal PFET switch (P1) and NFET synchronous rectifier (N1).</td>
</tr>
<tr>
<td>5</td>
<td>PVIN</td>
<td>Supply to the power switch, connect to the input capacitor.</td>
</tr>
<tr>
<td>6</td>
<td>EN</td>
<td>Enable Input. Set this digital input high for normal operation. For shutdown, set low.</td>
</tr>
<tr>
<td>7</td>
<td>VDD</td>
<td>Signal Supply input. If board layout is not optimum an optional 1μF ceramic capacitor is suggested as close to this pin as possible.</td>
</tr>
<tr>
<td>8</td>
<td>NC*</td>
<td>No connect. Connect this pin to GND on PCB layout.</td>
</tr>
<tr>
<td>9</td>
<td>SGND</td>
<td>Analog and Control Ground.</td>
</tr>
<tr>
<td>10</td>
<td>MODE/SYNC</td>
<td>Mode = LOW, Automatic Mode. Mode= HI, Forced PWM Mode. SYNC = external clock synchronization from 1.6MHz to 2.7MHz (When SYNC function is used, device is forced in PWM mode).</td>
</tr>
<tr>
<td>11</td>
<td>VSEL</td>
<td>Logic input low = 2.8V and logic high = 3.3V to set output Voltage.</td>
</tr>
<tr>
<td>12</td>
<td>FB</td>
<td>Feedback Analog Input. Connect to the output at the output filter.</td>
</tr>
</tbody>
</table>

Ordering Information

<table>
<thead>
<tr>
<th>Order Number</th>
<th>Package</th>
<th>NSC Package Marking</th>
<th>Supplied As</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM3668SD - 3.3</td>
<td>LLP-12</td>
<td>S016B</td>
<td>1000 units, Tape and Reel</td>
</tr>
<tr>
<td>LM3668SDX - 3.3</td>
<td>LLP-12</td>
<td>S016B</td>
<td>4500 units, Tape and Reel</td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

PVIN, VDD Pin, SW1, SW2 & VOUT: −0.2V to +6.0V
Voltage to SGND & PGND
FB, EN, MODE, SYNC pin: (PGND & SGND-0.2V) to (PVIN + 0.2)
PGND to SGND: -0.2V to 0.2V
Continuous Power Dissipation: Internally Limited
(Note 3)
Maximum Junction Temperature
(TJ-MAX) +125°C

Storage Temperature Range: −65°C to +150°C
Maximum Lead Temperature
(Soldering, 10 sec) +260°C

Operating Ratings
Input Voltage Range: 2.5V to 5.5V
Recommended Load Current: 0mA to 1A
Junction Temperature (TJ) Range: −40°C to +125°C
Ambient Temperature (TA) Range: −40°C to +85°C
(Note 3)

Thermal Properties
Junction-to-Ambient Thermal Resistance (θJA): 34°C/W
Leadless Lead Frame Package (Note 5)

Electrical Characteristics (Notes 6, 7) Limits in standard typeface are for TJ = +25°C. Limits in boldface type apply over the full operating ambient temperature range (−40°C ≤ TA ≤ +85°C). Unless otherwise noted: specifications apply to the LM3668. VIN = 3.6V = EN, VOUT = 3.3V, Cin = 10 µF & Cout = 22 µF (Note 8).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VFB</td>
<td>Feedback Voltage</td>
<td>(Note 7)</td>
<td>-3</td>
<td>3</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>IILIM</td>
<td>Switch Peak Current Limit</td>
<td>Open loop (Note 2)</td>
<td>1.6</td>
<td>1.85</td>
<td>2.05</td>
<td>A</td>
</tr>
<tr>
<td>ISHDN</td>
<td>Shutdown Supply Current</td>
<td>EN = 0V</td>
<td>0.01</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>IQ PFM</td>
<td>DC Bias Current in PFM</td>
<td>No load, device is not switching (FB Forced higher than programmed output voltage)</td>
<td>45</td>
<td>60</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>IQ PWM</td>
<td>DC Bias Current in PWM</td>
<td>PWM Mode, No Switching</td>
<td>600</td>
<td>750</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>RDS(ON)P</td>
<td>Pin-Pin Resistance for PFET</td>
<td>Switches P1 and P2</td>
<td>130</td>
<td>180</td>
<td>mΩ</td>
<td></td>
</tr>
<tr>
<td>RDS(ON)N</td>
<td>Pin-Pin Resistance for NFET</td>
<td>Switches N1 and N2</td>
<td>100</td>
<td>150</td>
<td>mΩ</td>
<td></td>
</tr>
<tr>
<td>FOSC</td>
<td>Internal Oscillator Frequency</td>
<td>PWM Mode</td>
<td>1.9</td>
<td>2.2</td>
<td>2.5</td>
<td>MHz</td>
</tr>
<tr>
<td>FSYNC</td>
<td>Sync Frequency Range</td>
<td>VIN = 3.6V</td>
<td>1.6</td>
<td>2.7</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Logic High Input for EN, MODE/ SYNC pins</td>
<td></td>
<td>1.1</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Logic Low Input for EN, MODES/ SYNC pins</td>
<td></td>
<td>0.4</td>
<td>1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>IEN MODE, SYNC</td>
<td>EN, MODES/SYNC pin Input Current</td>
<td></td>
<td>0.3</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: Electrical Characteristic table reflects open loop data (FB = 0V and current drawn from SW pin ramped up until cycle by cycle current limits is activated). Closed loop current limit is the peak inductor current measured in the application circuit by increasing output current until output voltage drops by 10%.

Note 3: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX) and the junction-to-ambient thermal resistance of the part/package in the application (θJA), as given by the following equation: TAJ-MAX = TJ-MAX - (θJA × PD-MAX).

Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

Note 5: Junction-to-ambient thermal resistance (θJA) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 101.6mm x 76.2mm x 1.6mm. Thickness of the copper layers are 2oz/1oz/1oz/2oz. The middle layer of the board is 60mm x 60mm. Ambient temperature in simulation is 22°C, still air.

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Note 6: All voltage is with respect to SGND.

Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

Note 8: Cin and Cout: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
Typical Performance Characteristics

Typical Application circuit Figure 1, $V_{IN} = 3.6\text{V}$, $L = 2.2\mu\text{H}$, $C_{IN} = 10\mu\text{F}$, $C_{OUT} = 22\mu\text{F}$, $T_A = 25\text{°C}$, Unless otherwise Stated.

Supply Current vs. Temperature (Not switching)

Switching Frequency vs. Temperature

$P_{FET} R_{DS(ON)}$ vs. Temperature

$N_{FET} R_{DS(ON)}$ vs. Temperature

$\text{ILimit}$ vs. Temperature

Efficiency at $V_{OUT} = 2.8\text{V}$ (Forced PWM Mode)

$V_{IN} = 3.6\text{V}$

$V_{IN} = 5.5\text{V}$

$V_{IN} = 2.5\text{V}$

$V_{IN} = 2.7\text{V}$
Efficiency at $V_{OUT} = 2.8\,\text{V}$ (Auto Mode)

Efficiency at $V_{OUT} = 3.3\,\text{V}$ (Forced PWM Mode)

Efficiency $V_{OUT} = 3.3\,\text{V}$ (Auto Mode)

Line Transient in Buck Mode ($V_{OUT} = 3.3\,\text{V}$, Load = 500mA)

Line Transient in Boost Mode ($V_{OUT} = 3.3\,\text{V}$, Load = 500mA)

Line Transient in Buck or Boost Mode ($V_{OUT} = 3.3\,\text{V}$, Load = 500mA)
Load Transient in Buck Mode (PWM Mode)
$V_{IN} = 4.2\,V$, $V_{OUT} = 3.3\,V$, Load = 0-500mA

Load Transient in Boost Operation (PWM Mode)
$V_{IN} = 2.7\,V$, $V_{OUT} = 3.3\,V$, Load = 0-500mA

Load Transient in Buck-Boost Operation (PWM Mode)
$V_{IN} = 3.4\,V$, $V_{OUT} = 3.3\,V$, Load = 0-500mA

Load Transient in Boost Operation (Auto Mode)
$V_{IN} = 2.7\,V$, $V_{OUT} = 3.3\,V$, Load = 50-150mA

Load Transient in Buck Operation (Auto Mode)
$V_{IN} = 4.2\,V$, $V_{OUT} = 3.3\,V$, Load = 50-150mA

Load Transient in Buck-Boost Mode (Auto Mode)
$V_{IN} = 3.6\,V$, $V_{OUT} = 3.3\,V$, Load = 50-150mA
Typical PWM Switching Waveform (Boost operation)
\[ V_{\text{IN}} = 3\, \text{V}, \quad V_{\text{OUT}} = 3.3\, \text{V}, \quad \text{Load} = 500\, \text{mA} \]

Typical PWM Switching Waveform (Buck operation)
\[ V_{\text{IN}} = 4\, \text{V}, \quad V_{\text{OUT}} = 3.3\, \text{V}, \quad \text{Load} = 500\, \text{mA} \]

Typical PFM Switching Waveform (Buck operation)
\[ V_{\text{IN}} = 4\, \text{V}, \quad V_{\text{OUT}} = 3.3\, \text{V}, \quad \text{Load} = 50\, \text{mA} \]

Typical PFM Switching Waveform (Boost operation)
\[ V_{\text{IN}} = 3\, \text{V}, \quad V_{\text{OUT}} = 3.3\, \text{V}, \quad \text{Load} = 50\, \text{mA} \]

Start up in PWM Mode
\[ V_{\text{IN}} = 3.6\, \text{V}, \quad \text{Load} = 500\, \text{mA} \]

Start up in PWM Mode
\[ V_{\text{IN}} = 3.6\, \text{V}, \quad \text{Load} = 0 \]
Circuit Description

The LM3668, a high efficiency Buck or Boost DC-DC converter, delivers a constant voltage from either a single Li-Ion or three cell NiMH/NiCd battery to portable devices such as mobiles phone and PDAs. Using a voltage mode architectures with synchronous rectification, the LM3668 has the ability to deliver up to 1A depending on the input voltage, output voltage, ambient temperature and the chosen inductor.

In addition, the device incorporates a seamless transition from buck to boost or boost to buck mode. The internal error amplifier continuously monitors the output to determine the transition from buck to boost or boost to buck operation. Figure 2 shows the four switches network used for the buck and boost operation. Table 1 summarizes the state of the switches in different Modes.

There are three modes of operation depending on the current required: PWM (Pulse Width Modulation), PFM (Pulse Frequency Modulation), and shutdown. The device operates in PWM mode at load currents of approximately 80mA or higher to improve efficiency. Lighter load current causes the device to automatically switch into PFM mode to reduce current consumption and extend battery life. Shutdown mode turns off the device, offering the lowest current consumption.

State of Switches in Different Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Always ON</th>
<th>Always OFF</th>
<th>Switching</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buck</td>
<td>SW P2</td>
<td>SW N2</td>
<td>SW P1 &amp; N1</td>
</tr>
<tr>
<td>Boost</td>
<td>SW P1</td>
<td>SW N1</td>
<td>SW N2 &amp; P2</td>
</tr>
</tbody>
</table>

Buck Operation

When the input voltage is greater than the output voltage, the device operates in buck mode where switch P2 is always ON and P1 & N1 control the output. Figure 4 shows the simplified circuit for buck mode operation.

Boost Operation

When the input voltage is smaller than the output voltage, the device enters boost mode operation where P1 is always ON, while Switches N2 & P2 control the output. Figure 5 shows the simplified circuit for boost mode operation.

PWM Operation

In PWM operation, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. In Normal operation, the internal error amplifier provides an error signal, Vc, from the feedback voltage and Vref. The error amplifier signal, Vc, is compared with a voltage, Vcenter, and used to generate the PWM signals for both Buck & Boost Modes. Signal Vcenter is a DC signal which sets the transition point of the buck and boost modes. Below are three regions of operation:

- Region I, If Vc is less than Vcenter, Buck mode.
- Region II, If Vc and Vcenter are equal, both PMOS switches (P1, P2) are on and both NMOS switches (N1, N2) are off. The power passes directly from input to output via P1 & P2
- Region III, If Vc is greater than Vcenter, Boost Mode. The Buck-boost operation is avoided, to improve the efficiency across VIN and load range.
Internal Synchronous Rectification

While in PWM mode, the LM3668 uses an internal MOSFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

PFM Operation

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency. The part automatically transitions into PFM mode when either of the following conditions occur for a duration of 128 or more clock cycles:

A. The inductor current reaches zero.

B. The peak inductor current drops below the \( I_{MODE} \) level, (Typically \( I_{MODE} < 45 \text{mA} + \frac{V_{IN}}{80 \Omega} \)).

In PFM operation, the compensation circuit in the error amplifier is turned off. The error amplifier works as a hysteretic comparator. The PFM comparator senses the output voltage via the feedback pin and controls the switching of the output FETs such that the output voltage ramps between \(-0.8\%\) and \(-1.6\%\) of the nominal PWM output voltage (Figure 6). If the output voltage is below the ‘high’ PFM comparator threshold, the P1 & P2 (Buck mode) or N2 & P1 (Boost mode) power switches are turned on. It remains on until the output voltage reaches the ‘high’ PFM threshold or the peak current exceeds the \( I_{PFM} \) level set for PFM mode. The typical peak current in PFM mode is: \( I_{PFM} = 220 \text{mA} \)

Once the P1 (Buck mode) or N2 (Boost mode) power switch is turned off, the N1 & P2 (Buck mode) or P1 & P2 (Boost mode) power switches are turned on until the inductor current ramps to zero. When the zero inductor current condition is detected, the N1 (Buck mode) or P2 (Boost mode) power switches are turned off. If the output voltage is below the ‘high’ PFM comparator threshold, the P1 & P2 (Buck mode) or N2 & P1 (Boost mode) switches are again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the ‘high’ PFM threshold, the N1 & P2 (Buck mode) or P1 & P2 (Boost mode) switches are turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this ‘sleep’ mode is 45µA (typ), which allows the part to achieve high efficiency under extremely light load conditions.

![PFM Mode at Light Load](image)

**FIGURE 6. PFM to PWM Mode Transition**

In addition to the auto mode transition, the LM3668 operates in PFM Buck or PFM Boost based on the following conditions. There is a small delta (~500mV) known as \( dv1 (-200mV) \) & \( dv2 (-300mV) \) when \( V_{OUT\_TARGET} \) is very close to \( V_{IN} \) where the LM3668 can be in either Buck or Boost mode. For example when \( V_{OUT\_TARGET} = 3.3V \) and \( V_{IN} \) is between 3.1V & 3.6V, the LM3668 can be in either mode depending on the \( V_{IN} \) vs \( V_{OUT\_TARGET} \):

- Region I: If \( V_{IN} < V_{OUT\_TARGET} - dv1 \), the regulator operates in Buck mode.
- Region II: If \( V_{OUT\_TARGET} - dv1 < V_{IN} < V_{OUT\_TARGET} + dv2 \), the regulator operates in either Buck or Boost mode.
- Region III: If \( V_{IN} > V_{OUT\_TARGET} + dv2 \), the regulator operates in Buck mode.

![V_OUT vs V_IN Transition](image)

**FIGURE 7. V_OUT vs V_IN Transition**
In the buck PFM operation, P2 is always turned on and N2 is always turned off, P1 and N1 power switches are switching. P1 and N1 are turned off to enter "sleep mode" when the output voltage reaches the "high" comparator threshold. In boost PFM operation, P2 and N2 are switching. P1 is turned on and N1 is turned off when the output voltage is below the "high" threshold. Unlike in buck mode, all four power switches are turned off to enter "sleep" mode when the output voltage reaches the "high" threshold in boost mode. In addition, the internal current sensing of the I_{PFM} is used to determine the precise condition to switch over to buck or boost mode via the PFM generator.

### Current Limit Protection

The LM3668 has current limit protection to prevent excessive stress on itself and external components during overload conditions. The internal current limit comparator will disable the power device at a typical switch peak current limit of 1.85A (typ.).

### Under Voltage Protection

The LM3668 has an UVP comparator to turn the power device off in case the input voltage or battery voltage is too low. The typical UVP threshold is around 2V.

### Short Circuit Protection

When the output of the LM3668 is shorted to GND, the current limit is reduced to about half of the typical current limit value until the short is removed.

### Thermal Shutdown

The LM3668 has an internal thermal shutdown function to protect the die from excessive temperatures. The thermal shutdown trip point is typically 150°C, Normal operation resumes when the temperature drops below 125°C.

### Start-up

The LM3668 has a soft-start circuit that smooths the output voltage and ramp current during start-up. During start-up the bandgap reference is slowly ramped up and switch current is limited to half of the typical value. Soft start is activated only if EN goes from logic low to logic high after Vin reaches 2.5V. The start-up time whereby depends on the output capacitor and load current demanded at start-up. It is not recommended to start up the device at full load while in softstart.

### Application Information

#### SYNC/MODE PIN

If the SYNC/MODE pin is set high, the device is set to operate at PWM mode only. If SYNC/MODE pin is set low, the device is set to automatically transition from PFM to PWM or PWM to PFM depending on the load current. **Do not leave this pin floating.** The SYNC/MODE pin can also be driven by an external clock to set the desired switching frequency between 1.6MHz to 2.7MHz.

#### V_SEL Pin

The LM3668 has built in logic for conveniently setting the output voltage, with V_SEL high, the output is set to 3.3V; with V_SEL low the output is set to 2.8V. It is not recommended to use this function for dynamically switching between 2.8V and 3.3V.

### Maximum Current

The LM3668 is designed to operate up to 1A. For input voltages at 2.5V, the maximum operating current is 600mA and 800mA for 2.7V input voltage. In any mode it is recommended to avoid starting the device at minimum input voltage and maximum load. Special attention must be taken to avoid operating near thermal shutdown when operating in boost mode at maximum load (1A). A simple calculation can be used to determine the power dissipation at the operating condition: $P_{D_{MAX}} = (T_{J_{MAX} - OP} - T_{A_{MAX}}) \times \theta_{JA}$. The LM3668 has thermal resistance $\theta_{JA} = 34°C/W ((Note 3) and (Note 5))$, and maximum operating ambient of 85°C. As a result, the maximum power dissipation using the above formula is around 1176mW. Refer to dissipation table below for $P_{D_{MAX}}$ value at different ambient temperatures.

### Inductor Selection

There are two main considerations when choosing an inductor: the inductor should not saturate, and the inductor current ripple should be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. Shielded inductors radiate less noise and should be preferred.

In the case of the LM3668, there are two modes (Buck & Boost) of operation that must be considered when selecting an inductor with appropriate saturation current. The saturation current should be greater than the sum of the maximum load current and the worst case average to peak inductor current. The first equation shows the buck mode operation for worst case conditions and the second equation for boost condition.

$$I_{SAT} > I_{OUTMAX} + I_{RIPPLE} \quad \text{For Buck}$$

Where $I_{RIPPLE} = \frac{(V_{IN} - V_{OUT})}{(2 \times L \times f)} \times \frac{V_{OUT}}{V_{IN}}$

$$I_{SAT} > \frac{I_{OUTMAX}}{D'} + I_{RIPPLE} \quad \text{For Boost}$$

Where $I_{RIPPLE} = \frac{(V_{OUT} - V_{IN})}{(2 \times L \times f)} \times \frac{V_{IN}}{V_{OUT}}$

Where $D = \frac{(V_{OUT} - V_{IN})}{(V_{OUT})}$ & $D' = (1 - D)$

- $I_{RIPPLE}$: peak inductor current
- $I_{OUTMAX}$: maximum load current
- $V_{IN}$: maximum input voltage in application
- **L**: min inductor value including worst case tolerances (30% drop can be considered)
- **f**: minimum switching frequency
- **V\_OUT**: output voltage
- **D**: Duty Cycle for CCM Operation
- **V\_IN**: Input Voltage

**Example using above equations:**
- \( V\_IN = 2.8\)V to \(4\)V
- \( V\_OUT = 3.3\)V
- \( I\_OUT = 500\)mA
- \( L = 2.2\)µH
- \( F = 2\)MHz
- **Buck**: \( I\_SAT = 567\)mA
- **Boost**: \( I\_SAT = 638\)mA

As a result the inductor should be selected according to the highest of the two \( I\_SAT \) values.

A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit of 2.05A.

A 2.2 µH inductor with a saturation current rating of at least 2.05A is recommended for most applications. The inductor’s resistance should be less than 100mΩ for good efficiency. For low-cost applications, an unshielded bobbin inductor could be considered. For noise critical applications, a toroidal or shielded-bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise shielded inductor, in the event that noise from low-cost bobbin model is unacceptable.

### Suggest Inductors and Suppliers

<table>
<thead>
<tr>
<th>Model</th>
<th>Vendor</th>
<th>Dimension LxWxH (mm)</th>
<th>D.C.R (max)</th>
<th>( I_SAT )</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPS4012-222L</td>
<td>Coilcraft</td>
<td>4 x 4 x 1.2</td>
<td>100 mΩ</td>
<td>2.1A</td>
</tr>
<tr>
<td>LPS4018-222L</td>
<td>Coilcraft</td>
<td>4 x 4 x 1.8</td>
<td>70 mΩ</td>
<td>2.5A</td>
</tr>
<tr>
<td>1098AS-2R0M (2µF)</td>
<td>TOKO</td>
<td>3 x 2.8x 1.2</td>
<td>67 mΩ</td>
<td>1.8A (lower current application)</td>
</tr>
</tbody>
</table>

### Input Capacitor Selection

A ceramic input capacitor of at least 10 µF, 6.3V is sufficient for most applications. Place the input capacitor as close as possible to the \( V\_IN \) pin of the device. A larger value may be used for improved input voltage filtering. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 or 0603. The input filter capacitor supplies current to the PFET switch of the LM3668 in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor’s low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current.

### Output Capacitor Selection

A ceramic output capacitor of 22µF, 6.3V is sufficient for most applications. Multilayer ceramic capacitors such as X5R or X7R with low ESR is a good choice for this as well. These capacitors provide an ideal balance between small size, cost, reliability and performance. Do not use Y5V ceramic capacitors as they have poor dielectric performance over temperature and poor voltage characteristic for a given value.

Extra attention is required if a smaller case size capacitor is used in the application. Smaller case size capacitors typically have less capacitance for a given bias voltage as compared to a larger case size capacitor with the same bias voltage. Please contact the capacitor manufacturer for detail information regarding capacitance verses case size. Table 1 lists several capacitor suppliers.

The output filter capacitor smoothes out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions. Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor \((R\_ESR)\).

The \( R\_ESR \) is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

### TABLE 1. Suggested Capacitors and Suppliers

<table>
<thead>
<tr>
<th>Model</th>
<th>Type</th>
<th>Vendor</th>
<th>Voltage Rating</th>
<th>Case Size Inch (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 µF for ( C_IN )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GRM21BR60J106K</td>
<td>Ceramic, X5R</td>
<td>Murata</td>
<td>6.3V</td>
<td>0805 (2012)</td>
</tr>
<tr>
<td>JMK212BJ106K</td>
<td>Ceramic, X5R</td>
<td>Taiyo-Yuden</td>
<td>6.3V</td>
<td>0805 (2012)</td>
</tr>
<tr>
<td>C2012X5R0J106K</td>
<td>Ceramic, X5R</td>
<td>TDK</td>
<td>6.3V</td>
<td>0805 (2012)</td>
</tr>
<tr>
<td>22 µF for ( C_OUT )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMK212BJ226MG</td>
<td>Ceramic, X5R</td>
<td>Taiyo-Yuden</td>
<td>6.3V</td>
<td>0805 (2012)</td>
</tr>
</tbody>
</table>
Layout Considerations
As for any high frequency switcher, it is important to place the external components as close as possible to the IC to maximize device performance. Below are some layout recommendations:

1) Place input filter and output filter capacitors close to the IC to minimize copper trace resistance which will directly effect the overall ripple voltage.

2) Route noise sensitive trace away from noisy power components. Separate power GND (Noisy GND) and Signal GND (quiet GND) and star GND them at a single point on the PCB prefereably close to the device GND pin.

3) Connect the ground pins and filter capacitors together via a ground plane to prevent switching current circulating through the ground plane. Additional layout consideration regarding the LLP package can be found in Application AN1187
Physical Dimensions inches (millimeters) unless otherwise noted

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN IN. FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN

SDF12A (Rev A)

12–Pin LLP
NS Package Number SDF12A