50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output

AD606

FEATURES
Logarithmic Amplifier Performance
-75 dBm to +5 dBm Dynamic Range
≤1.5 nV/√Hz Input Noise
Usable to >50 MHz
37.5 mV/dB Voltage Output
On-Chip Low-Pass Output Filter
Limit Performance
±1 dB Output Flatness over 80 dB Range
±3° Phase Stability at 10.7 MHz over 80 dB Range
Adjustable Output Amplitude
Low Power
+5 V Single Supply Operation
65 mW Typical Power Consumption
CMOS Compatible Power-Down to 325 µW typ
<5 µs Enable/Disable Time

APPLICATIONS
Ultrasound and Sonar Processing
Phase-Stable Limiting Amplifier to 100 MHz
Received Signal Strength Indicator (RSSI)
Wide Range Signal and Power Measurement

PRODUCT DESCRIPTION
The AD606 is a complete, monolithic logarithmic amplifier using a 9-stage “successive-detection” technique. It provides both logarithmic and limited outputs. The logarithmic output is from a three-pole post-demodulation low-pass filter and provides a loadable output voltage of +0.1 V dc to +4 V dc. The logarithmic scaling is such that the output is +0.5 V for a sinusoidal input of −75 dBm and +3.5 V at an input of +5 dBm; over this range the logarithmic linearity is typically within ±0.4 dB. All scaling parameters are proportional to the supply voltage.

The AD606 can operate above and below these limits, with reduced linearity, to provide as much as 90 dB of conversion range. A second low-pass filter automatically nulls the input offset of the first stage down to the submicrovolt level. Adding external capacitors to both filters allows operation at input frequencies as low as a few hertz.

The AD606’s limiter output provides a hard-limited signal output as a differential current of ±1.2 mA from open-collector outputs. In a typical application, both of these outputs are loaded by 200 Ω resistors to provide a voltage gain of more than 90 dB from the input. Transition times are 1.5 ns, and the phase is stable to within ±3° at 10.7 MHz for signals from −75 dBm to +5 dBm.

The logarithmic amplifier operates from a single +5 V supply and typically consumes 65 mW. It is enabled by a CMOS logic level voltage input, with a response time of <5 µs. When disabled, the standby power is reduced to <1 mW within 5 µs.

The AD606J is specified for the commercial temperature range of 0°C to +70°C and is available in 16-pin plastic DIPs or SOICs. Consult the factory for other packages and temperature ranges.

FUNCTIONAL BLOCK DIAGRAM

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
### AD606—SPECIFICATIONS

(\( T_A = +25^\circ C \) and supply = +5 V unless otherwise noted; dBm assumes 50 \( \Omega \))

<table>
<thead>
<tr>
<th>Model Parameter</th>
<th>Conditions</th>
<th>( \text{AD606J} )</th>
<th>( \text{Min} )</th>
<th>( \text{Typ} )</th>
<th>( \text{Max} )</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SIGNAL INPUT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Log Amp ( f_{\text{MAX}} )</td>
<td>AC Coupled; Sinusoidal Input</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Limiter ( f_{\text{MAX}} )</td>
<td>AC Coupled; Sinusoidal Input</td>
<td>100</td>
<td></td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Dynamic Range</td>
<td></td>
<td>80</td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Input Resistance</td>
<td>Differential Input</td>
<td>500</td>
<td>2,500</td>
<td></td>
<td></td>
<td>( \Omega )</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>Differential Input</td>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>( \text{pF} )</td>
</tr>
<tr>
<td><strong>SIGNAL OUTPUT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Limiter Flatness</td>
<td>(-75 \text{ dBm to } +5 \text{ dBm Input Signal at } 10.7 \text{ MHz}) &lt;br&gt;With Pin 9 to ( \text{V}<em>{\text{POS}} ) via a 200 ( \Omega ) Resistor &lt;br&gt;and Pin 8 to ( \text{V}</em>{\text{POS}} ) via a 200 ( \Omega ) Resistor</td>
<td>(-1.5 )</td>
<td>+1.5</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Output Current</td>
<td>At Pins 8 or 9, Proportional to ( \text{V}_{\text{POS}} ), LADJ Grounded &lt;br&gt;LADJ Open Circuited</td>
<td>1.2</td>
<td></td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Phase Variation with Input Level</td>
<td>(-75 \text{ dBm to } +5 \text{ dBm Input Signal at } 10.7 \text{ MHz})</td>
<td>( \pm 3 )</td>
<td></td>
<td></td>
<td></td>
<td>°</td>
</tr>
<tr>
<td><strong>LOG (RSSI) OUTPUT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Nominal Slope</td>
<td>At 10.7 MHz; ((0.0075 \times \text{V}_{\text{POS}}) \text{/dB})</td>
<td>37.5</td>
<td></td>
<td></td>
<td></td>
<td>mV/dB</td>
</tr>
<tr>
<td></td>
<td>At 45 MHz</td>
<td>35</td>
<td></td>
<td></td>
<td></td>
<td>mV/dB</td>
</tr>
<tr>
<td>Slope Accuracy</td>
<td>Untrimmed at 10.7 MHz</td>
<td>(-15 )</td>
<td>( \pm 5 )</td>
<td>+15</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Intercept</td>
<td>Sinusoidal Input; Independent of ( \text{V}_{\text{POS}} )</td>
<td>(-88.33 )</td>
<td></td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Logarithmic Conformance</td>
<td>(-75 \text{ dBm to } +5 \text{ dBm Input Signal at } 10.7 \text{ MHz})</td>
<td>(-1.5 )</td>
<td>0.4</td>
<td>+1.5</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Nominal Output</td>
<td>Input Level = (-75 \text{ dBm})</td>
<td>0.5</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Input Level = (-35 \text{ dBm})</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Input Level = (+5 \text{ dBm})</td>
<td>3.5</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Accuracy over Temperature</td>
<td>After Calibration at (-35 \text{ dBm at } 10.7 \text{ MHz}) &lt;br&gt;( \text{T}<em>{\text{MIN}} ) to ( \text{T}</em>{\text{MAX}} )</td>
<td>(-3 )</td>
<td></td>
<td>3</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Video Response Time</td>
<td>From Onset of Input Signal Until Output Reaches 95% of Final Value</td>
<td>400</td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td><strong>POWER-DOWN INTERFACE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power-Up Response Time</td>
<td>Time Delay Following HI Transition Until &lt;br&gt;Device Meets Full Specifications</td>
<td>3.5</td>
<td></td>
<td></td>
<td></td>
<td>( \mu \text{s} )</td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>Logical HI Input (See Figure 12)</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td></td>
<td>Logical LO Input</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td>( \mu \text{A} )</td>
</tr>
<tr>
<td><strong>POWER SUPPLY</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Range</td>
<td>Zero Signal Input</td>
<td>4.5</td>
<td>5.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Powered-Up Current</td>
<td>( \text{T}<em>{\text{MIN}} ) to ( \text{T}</em>{\text{MAX}} )</td>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Powered-Down Current</td>
<td>( \text{T}<em>{\text{MIN}} ) to ( \text{T}</em>{\text{MAX}} )</td>
<td>65</td>
<td>200</td>
<td></td>
<td></td>
<td>( \mu \text{A} )</td>
</tr>
</tbody>
</table>

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

Specifications subject to change without notice.
## ABSOLUTE MAXIMUM RATINGS\(^1\)

Supply Voltage \(V_{\text{POS}}\) ................................. +9 V  
Internal Power Dissipation\(^2\) ................................. 600 mW  
Operating Temperature Range ............................... 0°C to +70°C  
Storage Temperature Range ................................. –65°C to +150°C  
Lead Temperature Range (Soldering 60 sec) ................. +300°C  

**NOTES**  
\(^1\)Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.  
\(^2\)Specification is for device in free air:  
16-Pin Plastic DIP Package: \(\theta_{JA} = 85°C/Watt\)  
16-Pin SOIC Package: \(\theta_{JA} = 100°C/Watt\)

## ORDERING GUIDE

<table>
<thead>
<tr>
<th>Model</th>
<th>Temperature Range</th>
<th>Package Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD606JN</td>
<td>0°C to +70°C</td>
<td>16-Pin Plastic DIP (N-16)</td>
</tr>
<tr>
<td>AD606JR</td>
<td>0°C to +70°C</td>
<td>16-Pin Narrow-Body SOIC (R-16A)</td>
</tr>
</tbody>
</table>

## PIN DESCRIPTION

**Plastic DIP (N) and Small Outline (R) Packages**

![PIN DESCRIPTION Diagram](Image)

- **INLO**: DIFFERENTIAL RF INPUT  
  -75 dBm to +5 dBm, Inverting, AC Coupled.
- **COMM**: POWER SUPPLY COMMON  
  Connect to Ground.
- **ISUM**: LOG DETECTOR SUMMING NODE
- **ILOG**: LOG CURRENT OUTPUT  
  Normally No Connection; 2 \(\mu\)A/dB Output Current.
- **BFIN**: BUFFER INPUT  
  Optionally Used to Realize Low Frequency Post-Demodulation Filters.
- **VLOG**: BUFFERED LOG OUTPUT  
  37.5 mV/dB (100 mV to 4.5 V).
- **OPCM**: OUTPUT COMMON  
  Connect to Ground.
- **LMLO**: DIFFERENTIAL LIMITER OUTPUT  
  1.2 mA Full-Scale Output Current. Open Collector Output Must Be “Pulled” Up to \(V_{\text{POS}}\) with \(R \leq 400 \Omega\).
- **LMHI**: DIFFERENTIAL LIMITER OUTPUT  
  1.2 mA Full-Scale Output Current. Open Collector Output Must Be “Pulled” Up to \(V_{\text{POS}}\) with \(R \leq 400 \Omega\).
- **LADJ**: LIMITER LEVEL ADJUSTMENT  
  Optionally Used to Adjust Limiter Output Current.
- **FIL1**: OFFSET LOOP LOW-PASS FILTER  
  Normally No Connection; a Capacitor Between FIL1 and FIL2 May Be Added to Lower the Filter Cutoff Frequency.
- **FIL2**: OFFSET LOOP LOW-PASS FILTER  
  Normally No Connection; See Above.
- **VPOS**: POSITIVE SUPPLY  
  Connect to +5 V at 13 mA.
- **PRUP**: POWER UP  
  CMOS (5 V) Logical High = Device On  
  \(\approx 65 \mu W\).  
  CMOS (0 V) Logical Low = Device Off  
  \(\approx 325 \mu W\).
- **COMM**: POWER SUPPLY COMMON  
  Connect to Ground.
- **INHI**: DIFFERENTIAL RF INPUT  
  -75 dBm to +5 dBm, Noninverting, AC Coupled.

---

**CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD606 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
INPUT LEVEL CONVENTIONS

RF logarithmic amplifiers usually have their input specified in “dBm,” meaning “decibels with respect to 1 mW.” Unfortunately, this is not precise for several reasons.

1. Log amps respond not to power but to voltage. In this respect, it would be less ambiguous to use “dBV” (decibels referred to 1 V) as the input metric. Also, power is dependent on the rms (root mean-square) value of the signal, while log amps are not inherently rms responding.

2. The response of a demodulating log amp depends on the waveform. Convention assumes that the input is sinusoidal. However, the AD606 is capable of accurately handling any input waveform, including ac voltages, pulses and square waves, Gaussian noise, and so on. See the AD640 data sheet, which covers the effect of waveform on logarithmic intercept, for more information.

3. The impedance in which the specified power is measured is not always stated. In the log amp context it is invariably assumed to be 50 Ω. Thus, 0 dBm means “1 mW rms in 50 Ω,” and corresponds to an rms voltage of \( \sqrt{(1 \text{ mW} \times 50 \text{ Ω})} \), or 224 mV.

Popular convention requires the use of dBm to simplify the comparison of log amp specifications. Unless otherwise stated, sinusoidal inputs expressed as dBm in 50 Ω are used to specify the performance of the AD606 throughout this data sheet. We will also show the corresponding rms voltages where it helps to clarify the specification. Noise levels will likewise be given in dBm; the response to Gaussian noise is 0.5 dB higher than for a sinusoidal input of the same rms value.

Note that dynamic range, being a simple ratio, is always specified simply as “dB,” and the slope of the logarithmic transfer function is correctly specified as “mV/dB,” NOT as “mV/dBm.”

LOGARITHMIC SLOPE AND INTERCEPT

A generalized logarithmic amplifier having an input voltage \( V_{IN} \) and output voltage \( V_{LOG} \) must satisfy a transfer function of the form

\[
V_{LOG} = V_Y \log_{10} \left( \frac{V_{IN}}{V_X} \right)
\]

where, in the case of the AD606, the voltage \( V_{IN} \) is the difference between the voltages on pins INHI and INLO, and the voltage \( V_{LOG} \) is that measured at the output pin VLOG. \( V_Y \) and \( V_X \) are fixed voltages that determine the slope and intercept of the logarithmic amplifier, respectively. These parameters are inherent in the design of a particular logarithmic amplifier, although may be adjustable, as in the AD606. When \( V_{IN} = V_X \), the logarithmic argument is one, hence the logarithm is zero. \( V_X \) is, therefore, called the logarithmic intercept voltage because the output voltage \( V_{LOG} \) crosses zero for this input. The slope voltage \( V_Y \) is also be interpreted as the “volts per decade” when using base-10 logarithms as shown above.

Note carefully that \( V_{LOG} \) and VLOG in the above paragraph (and elsewhere in this data sheet) are different. The first is a voltage; the second is a pin designation.

This equation suggests that the input \( V_{IN} \) is a dc quantity, and, if \( V_X \) is positive, that \( V_{IN} \) must likewise be positive, since the logarithm of a negative number has no simple meaning. In fact, in the AD606, the response is independent of the sign of \( V_{IN} \) because of the particular way in which the circuit is built. This is part of the demodulating nature of the amplifier, which results in an alternating input voltage being transformed into a quasi-dc (rectified and filtered) output voltage.

The single supply nature of the AD606 results in common-mode level of the inputs INHI and INLO being at about +2.5 V (using the recommended +5 V supply). In normal ac operation, this bias level is developed internally and the input signal is coupled in through dc blocking capacitors. Any residual dc offset voltage in the first stage limits the logarithmic accuracy for small inputs. In ac operation, this offset is automatically and continuously nulled via a feedback path from the last stage, provided that the pins INHI and INLO are not shorted together, as would be the case if transformer coupling were used for the signal.

While any logarithmic amplifier must eventually conform to the basic equation shown above, which, with appropriate elaboration, can also fully account for the effect of the signal waveform on the effective intercept, it is more convenient in RF applications to use a simpler expression. This simplification results from first, assuming that the input is always sinusoidal, and second, using a decibel representation for the input level. The standard representation of RF levels is (incorrectly, in a log amp context) in terms of power, specifically, decibels above 1 milliwatt (dBm) with a presumed impedance level of 50 Ω. That being the case, we can rewrite the transfer function as

\[
V_{LOG} = V_Y (P_{IN} - P_X)
\]

where it must be understood that \( P_{IN} \) means the sinusoidal input power level in a 50 Ω system, expressed in dBm, and \( P_X \) is the intercept, also expressed in dBm. In this case, \( P_{IN} \) and \( P_X \) are simple, dimensionless numbers. \( P_X \) is sometimes called the “logarithmic offset,” for reasons which are obvious from the above equation.) \( V_Y \) is still defined as the logarithmic slope, usually specified as so many millivolts per decibel, or mV/dB.

In the case of the AD606, the slope voltage, \( V_Y \), is nominally 750 mV when operating at \( V_{POS} = 5 \) V. This can also be expressed as 37.5 mV/dB or 750 mV/decade; thus, the 80 dB range equates to 3 V. Figure 1 shows the transfer function of the AD606. The slope is closely proportional to \( V_{POS} \) and can more generally be stated as \( V_Y = 0.15 \times V_{POS} \). Thus, in those applications where the scaling must be independent of supply voltage, this must be stabilized to the required accuracy. In applications where the output is applied to an A/D converter, the reference

---

Figure 1. Nominal Transfer Function

1See, for example, the AD640 data sheet, which is published in Section 3 of the Special Linear Reference Manual or Section 9.3 of the 1992 Amplifier Applications Guide.
for that converter should be a fractional part of \( V_{\text{POS}} \) if possible. The slope is essentially independent of temperature.

The intercept \( p_x \) is essentially independent of either the supply voltage or temperature. However, the AD606 is not factory calibrated, and both the slope and intercept may need to be externally adjusted. Following calibration, the conformance to an ideal logarithmic law will be found to be very close, particularly at moderate frequencies (see Figure 14), and still acceptable at the upper end of the frequency range (Figure 15).

CIRCUIT DESCRIPTION

Figure 2 is a block diagram of the AD606, which is a complete logarithmic amplifier system in monolithic form. It uses a total of nine limiting amplifiers in a “successive detection” scheme to closely approximate a logarithmic response over a total dynamic range of 90 dB (Figure 2). The signal input is differential, at nodes INHI and INLO, and will usually be sinusoidal and ac coupled. The source may be either differential or single-sided; the input impedance is about 2.5 k\( \Omega \) in parallel with 2 pF. Seven of the amplifier/detector stages handle inputs from –80 dBm (32 \( \mu \)V rms) up to about –14 dBm (45 mV rms). The noise floor is about –83 dBm (18 \( \mu \)V rms). Another two stages receive the input attenuated by 22.3 dB, and respond to inputs up to +10 dBm (707 mV rms). The gain of each of these stages is 11.15 dB and is accurately stabilized over temperature by a precise biasing system.

The detectors provide full-wave rectification of the alternating signal present at each limiter output. Their outputs are in the form of currents, proportional to the supply voltage. Each cell incorporates a low-pass filter pole, as the first step in recovering the average value of the demodulated signal, which contains appreciable energy at even harmonics of the input frequency. A further real pole can be introduced by adding a capacitor between the summing node ISUM and VPOS. The summed detector output currents are applied to a 6:1 reduction current mirror. Its output at ILOG is scaled 2 \( \mu \)A/dB, and is converted to voltage by an internal load resistor of 9.375 k\( \Omega \). A buffer amplifier, having a gain of two, provides a final output scaling at VLOG of 37.5 mV/dB (750 mV/decade). This low-impedance output can run from close to ground to over +4 V (using the recommended +5 V supply) and is tolerant of resistive and capacitive loads. Further filtering is provided by a conjugate pole pair, formed by internal capacitors which are an integral part of the output buffer. The corner frequency of the overall filter is 2 MHz, and the 10%–90% rise time is 150 ns. Later, we will show how the slope and intercept can be altered using simple external adjustments. The direct buffer input BF\( \text{IN} \) is used in these cases.

The last limiter output is available as complementary currents from open collectors at pins LMHI and LMLO. These currents are each 1.2 mA typical with LAD\( \text{J} \) grounded and may be converted to voltages using external load resistors connected to VPOS; typically, a 200 \( \Omega \) resistor is used on just one output. The voltage gain is then over 90 dB, resulting in a hard-limited output for all input levels down to the noise floor. The phasing is such that the voltage at LMHI goes high when the input (INHI to INLO) is positive. The overall delay time from the signal inputs to the limiter outputs is 8 ns. Of particular importance is the phase stability of these outputs versus input level. At 50 MHz, the phase typically remains within \( \pm 4^\circ \) from –70 dBm to +5 dBm. The rise time of this output (essentially a square wave) is about 1.2 ns, resulting in clean operation to more than 70 MHz.

Offset-Control Loop

The offset-control loop nulls the input offset voltage, and sets up the bias voltages at the input pins INHI and INLO. A full understanding of this offset-control loop is useful, particularly when using larger input coupling capacitors and an external filter capacitor to lower the minimum acceptable operating frequency. The loop’s primary purpose is to extend the lower end
of the dynamic range in the case where the offset voltage of the first stage should be high enough to cause later stages to prematurely enter limiting, because of the high dc gain (about 8000) of the main amplifier system. For example, an offset voltage of only 20 µV would become 160 mV at the output of the last stage in the main amplifier (before the final limiter section), driving the last stage well into limiting. In the absence of noise, this limiting would simply result in the logarithmic output ceasing to become any lower below a certain signal level at the input. The offset would also degrade the logarithmic conformance in this region. In practice, the finite noise of the first stage also plays a role in this regard, even if the dc offset were zero.

Figure 3 shows a representation of this loop, reduced to essentials. The figure closely corresponds to the internal circuitry, and correctly shows the input resistance. Thus, the forward gain of the main amplifier section is 7 dB, and correctly shows the input resistance. The inclusion of this control loop has no effect on the high frequency response of the AD606. Nor does it have any effect on the low frequency response when the input amplitude is substantially above the input offset voltage.

The loop’s effect is felt only at the lower end of the dynamic range, that is, from about 80 dBm to –70 dBm, and when the signal frequency is near the lower edge of the passband. Thus, the small signal results which are obtained using the suggested model are not indicative of the ac response at moderate to high signal levels. Figure 4 shows the response of this model for the default case (using $C_C = 100 \mu F$ and $C_Z = 0$) and with $C_Z = 150 \mu F$. In general, a maximally flat ac response occurs when $C_Z$ is roughly twice $C_C$ (making due allowance for the internal 30 pF capacitors). Thus, for audio applications, one can use $C_C = 2.7 \mu F$ and $C_Z = 4.7 \mu F$ to achieve a high-pass corner (–3 dB) at 25 Hz.

Figure 3. Offset Control Loop

RB1 and RB2 and the input resistance RA. The connection polarity is such as to result in negative feedback, which reduces the input offset voltage by the dc gain, here about 50 dB, that is, by a factor of about 316. We use a differential representation, because later we will examine the consequences to the power-up response time in the event that the ac coupling capacitors $C_{C1}$ and $C_{C2}$ do not exactly match. Note that these capacitors, as well as forming a high-pass filter to the signal in the forward path, also introduce a pole in the feedback path.

Internal resistors RF1 and RF2 in conjunction with grounded capacitors CF1 and CF2 form a low-pass filter at 15 kHz. This frequency can optionally be lowered by the addition of an external capacitor $C_Z$, and in some cases a series resistor $R_Z$. This, in conjunction with the low-pass section formed at the input coupling, results in a two-pole high-pass response, falling of at 40 dB/decade below the corner frequency. The damping factor of this filter depends on the ratio $C_Z/C_C$ (when $C_Z >> C_P$) and also on the value of $R_Z$.

The inclusion of this control loop has no effect on the high frequency response of the AD606. Nor does it have any effect on the low frequency response when the input amplitude is substantially above the input offset voltage.

The loop’s effect is felt only at the lower end of the dynamic range, that is, from about 80 dBm to –70 dBm, and when the signal frequency is near the lower edge of the passband. Thus,
For operation above 10 MHz, it is not necessary to add the external capacitors CF1, CF2, and Cz, although an improvement in low frequency noise can be achieved by so doing (see APPLICATIONS). Note that the offset control loop does not materially affect the low-frequency cutoff at high input levels, when the offset voltage is swamped by the signal.

Power-Up Interface
The AD606 features a power-saving mode, controlled by the logic level at Pin 14 (PRUP). When powered down, the quiescent current is typically 65 µA, or about 325 µW. A CMOS logical HIGH applied to PRUP activates both internal references, and the system becomes fully functional within about 3.5 µs. When this input is a CMOS logical LOW, the system shuts down to the quiescent level within about 5 µs.

The power-up time is somewhat dependent on the signal level and can be degraded by mismatch of the input coupling capacitors. The explanation is as follows. When the AD606 makes the transition from powered-down to fully active, the dc bias voltage at the input nodes INHI and INLO (about +2.5 V) inevitably changes slightly, as base current in the input transistors flows in the bias resistors. In fact, first-order correction for this is included in the specially designed offset buffer amplifier, but even a few millivolts of change at these inputs represents a significant equivalent “dBm” level.

Now, if the coupling capacitors do not match exactly, some fractional part of this residual voltage step becomes coupled into the amplifier. For example, if there is a 10% capacitor mismatch, and INHI and INLO jump 20 mV at power-up, there is a 2 mV pulse input to the system, which may cause the offset control loop to ring. Note that 2 mV is roughly 40 times greater than the amplitude of a sinusoidal input at –75 dBm. As long as the ringing persists, the AD606 will be “blind” to the actual input, and VLOG will show major disturbances.

The solution to this problem is first, to ensure that the loop filter does not ring, and second, to use well-matched capacitors at the signal input. Use the component values suggested above to minimize ringing.

APPLICATIONS
Note that the AD606 has more than 70 MHz of input bandwidth and 90 dB of gain! Careful shielding is needed to realize its full dynamic range, since nearly all application sites will be pervaded by many kinds of interference, radio and TV stations, etc., all of which the AD606 faithfully hears. In bench evaluation, we recommend placing all of the components in a shielded box and using feedthrough decoupling networks for the supply voltage. In many applications, the AD606’s low power drain allows the use of a 6 V battery inside the box.

Basic RSSI Application
Figure 6 shows the basic RSSI (Receiver Signal Strength Indicator) application circuit, including the calibration adjustments, either or both of which may be omitted in noncritical applications. This circuit may be used “as is” in such measurement applications as the log/IF strip in a spectrum or network analyzer or, with the addition of an FM or QPSK demodulator fed by the limiter outputs, as an IF strip in such communications applications as a GSM digital mobile radio or FM receiver.

The slope adjustment works in this way: the buffer amplifier (which forms part of a Sallen-Key two-pole filter, see Figure 2) has a dc gain of plus two, and the resistance from BFIN (buffer in) to OPCM (output common) is nominally 9.375 kΩ. This resistance is driven from the logarithmic detector sections with a current scaled 2 µA/dB, generating 18.75 mV/dB at BFIN, hence 37.5 mV/dB at VLOG. Now, a resistor (R4 in Figure 6) connected directly between BFIN and VLOG would form a controlled positive-feedback network with the internal 9.375 kΩ resistor which would raise the gain, and thus increase the slope voltage, while the same external resistor connected between BFIN and ground would form a shunt across the internal resistor and reduce the slope voltage. By connecting R4 to a potentiometer R2 across the output, the slope may be adjusted either way; the value for R4 shown in Figure 6 provides approximately ±10% range, with essentially no effect on the slope at the midposition.

The intercept may be adjusted by adding a small current into BFIN via R1 and R3. The AD606 is designed to have the nominal intercept value of –88 dBm when R1 is centered using this network, which provides a range of ±5 dB.

**Figure 6. Basic Application Circuit Showing Optional Slope and Intercept Adjustments**
AD606

Adjustment Procedure
The slope and intercept adjustments interact; this can be minimized by reducing the resistance of R1 and R2, chosen here to minimize power drain. Calibration can be achieved in several ways: The simplest is to apply an RF input at the desired operating frequency which is amplitude modulated at a relatively low frequency (say 1 kHz to 10 kHz) to a known modulation index. Thus, one might choose a ratio of 2 between the maximum and minimum levels of the RF amplitude, corresponding to a 6 dB (strictly, 6.02 dB) change in input level. The average RF level should be set to about –35 dBm (the midpoint of the AD606’s range). R2 is then adjusted so that the 6 dB input change results in the desired output voltage change, for example, 226 mV at 37.5 mV/dB.

A better choice would be a 4:1 ratio (12.04 dB), to spread the residual error out over a larger segment of the whole transfer function. If a pulsed RF generator is available, the procedure is more time consuming, but the change results in the desired output voltage change, for example, 226 mV at 37.5 mV/dB. This requires a series resistor of 174 Ω, presenting an input resistance of 224 Ω. Alternatively, the input resistance can be raised to 600 Ω using 464 Ω and 133 Ω. It is important to note that the AD606 inputs must be ac coupled. To extend the low frequency range, use larger coupling capacitors and an external loop filter, as outlined earlier.

Having adjusted the slope, the intercept may now be simply adjusted using a known input level. A value of –35 dBm (397.6 mV rms, or 400 mV to within 0.05 dB) is recommended, and if the standard scaling is used (P_X = –88.33 dBm, V_Y = 37.5 mV/dB), then V_LOG should be set to +2 V at this input level.

A Low Cost Audio Through RF Power Meter
Figure 7 shows a simple power meter that uses the AD606 and an ICL7136 3-1/2 digit DMM IC driving an LCD readout. The circuit operates from a single +5 V supply and provides direct readout in dBm, with a resolution of 0.1 dBm.

In contrast to the limited dynamic range of the diode and thermistor-styled sensors used in power meters, the AD606 can measure signals from below –80 dBm to over +10 dBm. An optional 50 Ω termination is included in the figure; this could form the lower arm of an external attenuator to accommodate larger signal levels. By the simple expedient of using a 13 dB attenuator, the LCD reading now becomes dBV (decibels above 1 V rms). This requires a series resistor of 174 Ω, presenting an input resistance of 224 Ω. Alternatively, the input resistance can be raised to 600 Ω using 464 Ω and 133 Ω. It is important to note that the AD606 inputs must be ac coupled. To extend the low frequency range, use larger coupling capacitors and an external loop filter, as outlined earlier.

The nominal 0.5 V to 3.5 V output of the AD606 (for a –75 dBm to +5 dBm input) must be scaled and level shifted to fit within the +1 V to +4.5 V common-mode range of the ICL7136 for the +5 V supply used. This is achieved by the passive resistor network of R1, R2, and R3 in conjunction with the bias networks of R4 through R7, which provide the ICL7136 with its reference voltage, and R9 through R11, which set the intercept. The ICL7136 measures the differential voltage between IN HI and IN LO, which ranges from –75 mV to +5 mV for a –75 dBm to +5 dBm input.

To calibrate the power meter, first adjust R6 for 100 mV between REF HI and REF LO. This sets the initial slope. Then adjust R10 to set IN LO 80 mV higher than IN HI. This sets the initial intercept. The slope and intercept may now be adjusted using a calibrated signal generator as outlined in the previous section.

To extend the low frequency limit of the system to audio frequencies, simply change C1, C2, and C3 to 4.7 μF. The limiter output of the AD606 may be used to drive the high-impedance input of a frequency counter.

Figure 7. A Low Cost RF Power Meter
Low Frequency Applications

With reasonably sized input coupling capacitors and an optional input low-pass filter, the AD606 can operate to frequencies as low as 200 Hz with good log conformance. Figure 8 shows the schematic, with the low-pass filter included in the dashed box. This circuit should be built inside a die cast box and the signal brought in through a coaxial connector. The circuit must also have a low-pass filter to reject the attenuated RF signals that would otherwise be rectified along with the desired signal and be added to the log output. The shielded and filtered circuit has a 90 dB dynamic range, as shown in Figure 9.

In this circuit, R4 and R5 form a 20 dB attenuator that extends the input range to 10 V rms. R3 isolates loads from VLOG. Capacitors C1 and C2 (4.7 µF each), R1, R2, and the AD606’s input resistance of 2.5 kΩ form a 100 Hz high-pass filter that is before the AD606; the corner frequency of this filter must be well below the lowest frequency of interest. In addition, the offset-correction loop introduces another pole at low signal levels that is transformed into another high-pass filter because it is in a feedback path. This indicates that there has to be a gradual transition from a 40 dB roll off at low signal levels to a 20 dB roll off at high signal levels, at which point the feedback low pass filter is effectively disabled since the incoming signal swamps the feedback signal.

This low-pass filter introduces some attenuation due to R1 and R2 in conjunction with the 2.5 kΩ input resistance of the AD606. To minimize this effect, the value of R1 and R2 should be kept as small as possible—100 Ω is a good value since it balances the need to reduce the attenuation as mentioned above with the requirement for R1 and R2 to be much larger then the impedance of C1 and C2 at the low-pass corner frequency, in our case about 1 MHz.

Figure 8. Circuit for Low Frequency Measurements

![Figure 8. Circuit for Low Frequency Measurements](image)

Figure 9. Performance of Low Frequency Circuit at 100 Hz and 1 kHz to 10 MHz (Note Attenuation)

![Figure 9. Performance of Low Frequency Circuit at 100 Hz and 1 kHz to 10 MHz (Note Attenuation)](image)
AD606—Typical Characteristics

**Figure 10.** Normalized Limiter Amplitude Response vs. Input Level at 10.7 MHz, 45 MHz and 70 MHz.

**Figure 11.** Normalized Limiter Phase Response vs. Input Level at 10.7 MHz, 45 MHz, and 70 MHz.

**Figure 12.** Supply Current vs. PRUP Voltage at +25°C.

**Figure 13.** $V_{\text{LOG}}$ Plotted vs. Input Level at 10.7 MHz as a Function of Power Supply Voltage.

**Figure 14.** Logarithmic Conformance as a Function of Input Level at 10.7 MHz at –25°C, +25°C, and +70°C.

**Figure 15.** Logarithmic Conformance as a Function of Input Level at 45 MHz at –25°C, +25°C, and +70°C.

**Figure 16.** Limiter Response at Onset of 10.7 MHz Modulated Pulse at –75 dBm Using 200 pF Input Coupling Capacitors.

**Figure 17.** $V_{\text{LOG}}$ Response to a 10.7 MHz CW Signal Modulated by a 25 μs Wide Pulse with a 25 kHz Repetition Rate Using 200 pF Input Coupling Capacitors. The Input Signal Goes from +5 dBm to –75 dBm in 20 dB Steps.

**Figure 18.** Limiter Response at Onset of 70 MHz Modulated Pulse at –55 dBm Using 200 pF Input Coupling Capacitors.
Figure 19. V_{LOG} Output for a Pulsed 10.7 MHz Input; Top Trace: −35 dBm to +5 dBm; Middle Trace: −15 dBm to −55 dBm; Bottom Trace: −35 dBm to −75 dBm

Figure 20. Example of Test Signal Used for Figure 19

Figure 21. V_{LOG} Output for 10.7 MHz CW Input with PRUP Toggled ON and OFF; Top Trace: +5 dBm Input; Middle Trace: −35 dBm Input; Bottom Trace: −75 dBm; PRUP Input from HP8112A:0 to 4 V, 10 µs Pulse Width with 10 kHz Repetition Rate

Figure 22. Test Setup for Characterization Data
OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

16-Pin Plastic (N-16) Package

16-Pin Plastic Narrow-Body Small Outline IC (R-16A) Package